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1 Introduction
The challenge of achieving acceptable power quality has become increasingly difficult;
nonlinear loads and loads with poor input power factor operate in an uncertain man-
ner. Insufficient reactive power support and the presence of line current harmonics
result in accelerated component aging, increased power losses, decreased line capacity,
and degraded system stability [1-4]. Additionally, for electric utility customers, these
power quality issues present problems in the form of reduced appliance efficiency and
reliability; whereas, industrial consumers are affected by poor power quality penalty
costs, electromagnetic compatibility issues, and increased equipment or production
downtime [5]. Environmental standards and power quality regulations have become
increasingly stringent as a result of these problems and in turn, have accelerated the
development of high performance power conversion systems that support efficient and
stable power delivery.
Additional financial burdens are imposed on utility companies because flexible
AC transmission systems (FACTS) must be installed. FACTS serve as distributed
reactive power generators; for example, the Static Synchronous Compensator, Unified
Power Quality Conditioner, or Static VAR Compensator are implemented with the
goal of supplementing the reactive power consumption of elements present in the
local distribution network [6-8]. Active power filters, which attenuate line current
harmonics produced by nonlinear loads, are also implemented in support of high
power quality systems [9]. Electric utilities face the problem of ensuring the stability
of a difficult to predict system with the fundamental expectation to consistently
respond to consumer energy demands [10]. Price scheduling, resource planning, and
acquisition of distributed generation systems have been suggested as large scale load
management options [11].
Given the difficulty of maintaining stability for large scale energy distributors,
many studies in the power electronics area have investigated the benefits of localized
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reactive power support and harmonic current filtering, often through renewable or
reserve energy storage systems [12-18]. Consumer devices supporting localized com-
pensation have been shown to be conducive to maintaining system stability without
significantly affecting the performance of power conversion systems [19-21].
AC-DC rectification is a common power transformation in AC power distribu-
tion systems, often requiring dedicated circuits with front-end active waveshaping in
order to meet harmonics regulations and standards such as IEEE 519, IEC 1000-
3-2, or EN 61000 [22-24]. This process is required for DC loads: computer server
hardware; home and industrial appliances; PHEV battery storage systems; uninter-
ruptible power supplies, and nonlinear loads (e.g., arc furnaces and variable speed
motor drives)[25]. For passive and active circuits, the nature of this power
conversion process presents several key issues in mitigating network pol-
lution while maintaining sufficient performance:
1. The propensity for fast-scale instability and chaotic behavior [26-28].
2. Inflexible and slow in response to load fluctuations.
3. Degraded input current quality due to circuit nonlinearity.
4. Phase shifting due to the presence of reactive elements.
Extensive research has been applied to active power factor correction (PFC) circuits
in order to address and resolve the aforementioned problems. The primary goal is to
develop a controller which makes the nonlinear load appear as linear from the per-
spective of the utility line. However, it is difficult to achieve a solution that addresses
all of the intricacies underpinning the nonlinearity of the input current while offer-
ing fast and flexible operational capabilities. PFC research typically focuses on the
minimization of these shortcomings through innovative techniques: discrete control
methods that improve the response of low bandwidth DC regulators to load tran-
sients and input current regulation, and the modification or interleaving of existing
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topologies for improved performance and efficiency [29-34]. Despite the availability
of performance improvement strategies, there is little focus on the enhancement of
transmission system efficiency as a whole from the perspective of PFC converters
[35]. Although it conflicts with their intended purpose, the input power factor can be
intentionally degraded and the reliability and performance of nearby loads and the
transmission system can be improved through reactive power support and harmonic
current cancelation. This available capacity can be used as a resource which mutually
benefits utility companies and consumers.
PFC boost converters are excellent candidates for this strategy, as they are typi-
cally employed in consumer and industrial applications, have generally greater peak
input current compared to that of the buck and buck-boost topologies, and offer ac-
ceptable input current linearity. This thesis proposes a flexible PFC control
algorithm which enables stable operation over a wide range of operating
conditions while enhancing network power quality. The contents are pre-
sented as follows:
1. A brief topological comparison of boost PFC circuits in Section 2.
2. Time and frequency domain analysis of the bridgeless boost PFC operating in
continuous and discontinuous conduction modes in Section 3.
3. Development of an adaptive PFC control algorithm which adjusts compensator
gains with respect to estimated transfer function characteristics and the pre-
dicted operating mode in Section 4.
4. Line current harmonic and reactive power compensation is added to the control
algorithm and evaluation of power network performance is shown in Section 5.
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2 Overview: Boost PFC Circuits
2.1 Boost Topologies
Figure 1. Boost PFC topologies, (a) conventional boost PFC, (b) bridgeless boost
PFC, (c) semi-bridgeless boost PFC, (d) bidirectional switch boost PFC, and (e)
totem-pole bridgeless boost PFC.
The conventional PFC boost converter, shown in Figure 1a, operating in contin-
uous conduction mode (CCM) is one of the most commonly utilized PFC solutions
for applications requiring regulated DC with power consumption greater than 200W.
The boost PFC is frequently employed as a voltage pre-regulator circuit in multi-stage
converters. The current paths during converter operation are shown below in Figure
2.
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Figure 2. Conventional boost PFC (a) positive half cycle, charging inductor, (b)
positive half cycle, discharging inductor, (c) negative half cycle, charging inductor,
(d) negative half cycle, discharging inductor.
Due to the connection to the rectifier side ground during all portions of the line and
switching cycles, this topology produces low common mode noise. The rectifier bridge
is comprised of slow recovery diodes, D1−D4 in series with a DC-DC boost circuit. In
an effort to reduce the conduction losses, the bridgeless boost power factor correction
converter (BBPFCC) has been proposed (pictured in Figure 1b). The BBPFCC and
other similar variants were created to increase the efficiency or performance of the
rectification process. The motivation behind modifying the conventional boost PFC
topology is to reduce the conduction losses by eliminating the fast recovery diode,
D5 in the current path during the switch off state. In this case, D1 and D2 are
fast recovery diodes due to their connection to the transistors. The operation of the
BBPFCC is shown in Figure 3.
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Figure 3. Bridgeless boost PFC (a) charging inductor, (b) positive half cycle,
discharging inductor, (c) negative half cycle, discharging inductor.
The BBPFCC transistors can be controlled in two ways: 1) Q1 and Q2 share the
same switching pattern, which permits a more cost effective gate driving circuit, but
due to unnecessary gate driving, increased switching losses are incurred, or 2), in
each line half cycle, one transistor will control the current in the inductor while the
other transistor remains on, acting as a synchronous rectifier. The second strategy
requires an additional gate driving circuit but has the advantage of reduced energy
losses from excess gate driving as well as potentially reduced conduction losses [36].
If the source-drain voltage is sufficiently low, the conduction losses can be reduced at
light load conditions because the current return path will conduct through the FET
channel instead of the antiparallel diode [37].
While the reduced conduction losses are attractive, the elimination of the rectifier
bridge diode results in a more demanding EMI filter design. Since the positive line
terminal is no longer always directly connected to the DC side ground, increased
common mode (CM) noise is generated when compared to the conventional boost
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PFC. This is because the parasitic drain to source capacitances appear as pulsating
voltage sources relative to the line. In order to reduce the CM noise, the topologies
depicted in Figure 1c-e have been proposed.
The semi-bridgeless boost PFC and bidirectional switch boost PFC feature the
addition of slow recovery diodes, D3 − D4, which ameliorate the CM noise problem
by providing low frequency current return paths back into the line; however, these
topologies suffer from greater implementation costs relative to the BBPFCC. The
switching operation of the semi-bridgeless and bidirectional switch circuits are shown
in Figures 4 and 5,
Figure 4. Semi-bridgeless PFC (a) positive half cycle, charging inductor, (b)
positive half cycle, discharging inductor, (c) negative half cycle, charging inductor,
(d) negative half cycle, discharging inductor.
Designers of semi-bridgeless circuits often couple L1 and L2 to serve as a CM
choke. Each boost circuit operates during one half of a line cycle, which enhances
thermal performance [38].
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Figure 5. Bidirectional switch PFC (a) charging inductor, (b) positive half cycle,
discharging inductor, (c) negative half cycle, discharging inductor.
Similar to the semi-bridgeless circuit, the bidirectional switch boost PFC solves
the CM noise problem since AC source is connected to the DC side ground during
all portions of the line cycle. The major drawback of this topology is the increased
complexity of the gate driving circuit.
Lastly, the totem-pole boost PFC has been presented as a solution to the CM
noise problem but is generally suitable for low power, high frequency DCM/CrCM
operation due to the reverse recovery characteristics of the semiconductor components
and PWM pattern [39]. The operation of the totem pole topology is shown in Figure
6.
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Figure 6. Totem pole PFC (a) positive half cycle, charging inductor, (b) positive
half cycle, discharging inductor, (c) negative half cycle, charging inductor, (d)
negative half cycle, discharging inductor.
The transistors in the left leg employ complementary switching to charge and
discharge the inductor. This topology has found increasing utility with the devel-
opment of GaN devices which feature extremely low Qrr, and other wide bandgap
semiconductor devices.
2.2 PFC Controllers
In this section, the functionalities and merits of controllers for CCM and DCM are
discussed. A disadvantage of the rectification process is that it results in a low
frequency output voltage ripple occurring at twice the line frequency. As a result, the
voltage control loop is designed with a low crossover frequency of 10-15 Hz so that the
peak current reference does not become distorted with this harmonic component; this
restriction exacerbates the response to transient conditions. The controller design is
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additionally complicated by the presence of the right half plane zero (RHPZ) which
occurs near the control bandwidth in CCM.
For the aforementioned reasons, the discontinuous conduction mode (DCM) is
preferable but only utilized in applications below 200W since the peak input current
will not be great enough to damage components. In DCM, the control scheme can
be simplified to a single loop control structure based on the output voltage since the
input current amplitude follows the input voltage with relatively low nonlinearity
[40,41]. This operation mode is preferable because the RHPZ advantageously shifts
into the high frequency range and switching losses are reduced due to zero current
switching. However, the disadvantage of DCM operation is that the EMI filter design
becomes complicated as a result of the high peak input current.
First, the average current control scheme will be discussed. The key waveforms
and control structure are shown in Figure 7,
Figure 7. CCM average current control, (a) inductor current and reference
waveforms, (b) average current controller
For the sake of example, the input voltage, vg, output voltage reference, v
∗
ref ,
output voltage, vout, and inductor current, iL, are assumed to be already scaled. Here,
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the controller multiplies the input voltage with the peak current reference provided
by the voltage control loop. In many cases, this multiplier incorporates the inverse of
the squared line voltage so that the performance of the outer loop is independent of
the line voltage amplitude. The average current reference signal is compared with the
sensed inductor current, and the amplified error signal is used to drive a pulse width
modulator. This method is most popular for CCM control due to its excellent input
current tracking and low total harmonic distortion; nevertheless, the design procedure
is more complicated than other methods due to the dual loop control structure.
Figure 8. CCM peak current control (a) inductor current and reference waveforms,
(b) peak current controller
Figure 8 depicts the peak current controller. Here, the peak current reference is
generated by the voltage loop, and when the sensed current exceeds the reference,
the PWM output is reset. At the beginning of the next switching cycle, a clock resets
the latch output.
Typically, additional ramp signal compensation is required in peak current control
in order to avoid stability problems associated with subharmonic oscillations. These
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occur when the inductor ripple current does not return to its initial value at the
beginning of the next switching cycle and the duty ratio is greater than 50%. The
merit of this control scheme is its simplicity; however, it is limited to few applications
due to its input current distortion and potential for instability.
Figure 9. CCM hysteresis current control (a) inductor current and reference
waveforms, (b) hysteresis current controller
Figure 9 shows hysteresis control of the inductor current. As usual, the outer loop
generates the current reference signal, which is then used as a peak and minimum
reference. When the current falls below the minimum reference, the PWM output
is set high. Likewise, when the current exceeds the maximum reference, the PWM
output is set low. This method utilizes variable frequency control, complicating the
filter design procedure.
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Figure 10. CrCM peak current control (a) inductor current and reference
waveforms, (b) peak current controller
Figure 10 depicts the peak current control method used in the critical conduction
mode. This method is similar to that of peak current control in continuous conduction
mode, but instead, a zero current detector triggers the pulse of every switching cycle.
Like the hysteresis controller, this scheme is also variable frequency.
Figure 11. DCM control (a) inductor current and reference waveforms, (b)
discontinuous mode controller
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Shown in Figure 11 is the most common method for discontinuous conduction
mode control. When possible, it is preferred due to its simplicity. Here, the outer
voltage loop provides a nearly constant control signal, and the inductor current draw
is inherently sinusoidal and in phase with the input voltage waveform.
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3 Derivation of Linearized Models
The parameters of the converter designed in this thesis are shown in Table I,
Table I
L C Rmin S vg fsw vout
750µH 450µF 75Ω 2.13kV A 230VRMS@50Hz 100kHz 400V
L and C are chosen such that the switching ripple characteristics are acceptable and
the corner frequency begins well before the switching frequency. This is beneficial
because the switching frequency is significantly attenuated in the current loop in
CCM. The apparent power rating is arbitrary, but selected to emulate a large home
or industrial appliance later in Section 6. The switching frequency is chosen with
respect to the typical capabilities of modern digital signal processors. The line voltage
amplitude and frequency are chosen since they are common values for single phase
AC mains and the input current will be of lower amplitude than its 120Vrms@60Hz
counterpart for an equivalent power transfer condition. For the sake of example, a
small conversion ratio is chosen so that the system will operate in both CCM and
DCM.
The topology chosen for this thesis is shown in Figure 12,
Figure 12. Bridgeless boost power factor correction converter
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3.1 The Continuous Conduction Mode
For applications requiring power transfer greater than 200W, CCM type control is
generally chosen due to restrictions on the peak current which would occur in DCM.
In CCM, the converter must regulate the amplitude and phase of the input current
in reference to the output voltage error and line voltage, respectively. Since the
transistors drive the states of both the input current and output voltage, the output
voltage regulation performance is ultimately a compromise.
Figure 13. a) Inductor voltage waveform, b) inductor current waveform.
The general operation of the system is as follows, 1) the low bandwidth outer
control loop regulates the DC voltage, typically through a linear compensator, 2) the
amplified error signal generated by the outer loop creates the peak current amplitude
reference, 3) this signal is multiplied by a sinusoidal reference signal based on the line
voltage amplitude, and 4) the high bandwidth inner loop drives the input current to
follow the waveshape of the input voltage such that the system appears as a resistive
load from the perspective of the utility line.
With the convention that the switching period, Ts = DTs + D
′Ts, the inductor
waveforms are depicted in Figure 13. In this mode, the average current, 〈iL〉, is
greater than one-half of the ripple current component, ∆iL. Assuming that the input
voltage and output voltage are constant over one switching period, integration of the
inductor voltage yields,
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〈
vL
〉
= vgDTs + (vg − vout)D′Ts = 0 (1)
Where D represents the ratio of switch on time and D′ represents the ratio of switch
off time during one switching period. When solving for the time-varying duty ratio,
D(t), it is evident that the minimum output voltage is equal to the input voltage.
As the input voltage is sinusoidal and rectified, the theoretical duty ratio waveform
follows,
D(t) = 1− |vg(t)|/vout (2)
Therefore, the PWM control signal is sinewave modulated at the line frequency
(shown in Figure 14). In practice, the duty ratio waveform will differ from its depic-
tion in Figure 14, as the current controller must not only drive the inductor current
to the desired amplitude for output voltage regulation, but also track the difference
in phase between the reference current waveform and the inductor current.
Figure 14. (a) Theoretical duty ratio and carrier wave signals, (b) PWM signal.
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Since the input current cannot instantaneously change its amplitude, accurate track-
ing of the phase difference is critical to the performance of the PFC regulator. For
this reason, the converter operating in CCM requires a high bandwidth current con-
troller to follow the current reference signal accurately. In order to further improve
the current regulator performance, a common practice is to implement a feedforward
compensator that generates the theoretical duty ratio. The merits of this technique
are discussed in Chapter 4.
In terms of energy transfer from the input to the output, the switches and fast
recovery diodes conduct 180 degrees out of phase, and the inductor discharges during
the switch off state. The consequences of energy transfer during this interval are
depicted in Figure 15.
Figure 15. (a) Output voltage response to an increase in D, (b) Inductor and diode
current relationship: Instantaneous diode current is depicted as the thick dotted
line; instantaneous inductor current is both the solid and thick dotted line; average
inductor and diode currents are depicted as thick solid lines.
A disturbance in the system triggers a small change, dˆ, in the steady state duty
ratio D during 2Ts. The initial effect of this disturbance would result in a greater
conduction period in the transistor, initiating a corresponding cumulative increase
in the average inductor current in the following switching periods. As a result of an
increase in DTs, the average diode current initially decreases from 2Ts to 5Ts due to
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the reduction in the off time conduction period and only slightly higher peak current
value. The temporarily reduced average diode current causes a dip in the output
voltage with a delayed recovery due to the response of the slowly increasing average
inductor current; This initially appears to the controller as a change in the opposing
direction from the reference value. As such, the increase in DTs indeed results in an
increased output voltage due to the greater peak diode current, but the response is
delayed in phase by the slow increase in average inductor current. This behavior is the
time domain equivalent of a right half plane zero (RHPZ) in the complex frequency
domain and ultimately limits the response time of the output voltage to changes in
the duty ratio.
In medium to heavy load conditions, the circuit will operate primarily in CCM.
Figure 16 depicts the DCM operation region and cusp distortion in this condition. The
circuit operates in DCM about the Zero Crossing Point (ZCP) due to the inability to
charge the inductor current to a peak value such that it will discharge over the course
of D′Ts. The cusp distortion following the ZCP is due to the inductor’s inability to
instantaneously change its current amplitude to follow the reference signal [42].
Figure 16. Inductor current waveforms in CCM.
The design process for power converters usually includes the characterization of
the nonlinear converter dynamics through small signal linearization. Although these
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descriptions are not entirely representative of the system dynamics, they are sufficient
for gaining insights regarding selection of compensator gain values. In this case, the
simultaneous regulation of the input current and output voltage requires a dual loop
control scheme. The system, depicted in block diagram form, is shown in Figure 17.
Figure 17. Control block diagram for CCM.
Figure 17 represents the simplest control structure for CCM PFC converters. The
outer control loop generates the output voltage error signal. Since there is an out-
put voltage ripple component at twice the line frequency, a common practice is to
implement a low pass filter in the feedback loop in series with kvfb, attenuate this
frequency with the compensator, or incorporate a predicted ripple voltage value to
cancel the effects of the ripple [43-46].
These strategies enhance the performance of the input current regulator, as the
ripple component’s effects are attenuated when generating the current reference signal
amplitude. The voltage error signal determines the peak current amplitude through
an error amplifier, GvEA(s), which is multiplied by the amplitude of the input volt-
age in order to generate a current reference waveform resulting in unity input power
factor. The inner control loop regulates the input current against the current refer-
ence value through the linear amplifier, GiEA(s), and pulse width modulator, Gpwm.
The PWM drives the state of the inductor current with respect to the control to
inductor current transfer function, Gid(s), and in turn, the inductor current drives
the state of the capacitor voltage through the inductor current to output voltage
transfer function, Gvi(s). The two transfer functions cascaded in series results in the
control to output voltage transfer function, Gvd(s), implying that the output voltage
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is controlled indirectly through the duty ratio. In order to design compensators such
that stable regulation is achieved, the plant transfer functions must be derived. The
following analysis presumes that the AC voltage, vg, is represented by its RMS value
and that the circuit is operating at the rated load condition of 75Ω. To derive the
transfer functions, the KVL and KCL equations should be collected for each transis-
tor state during a switching cycle and arranged in the standard state space format,
x˙ = Ax+Bu and y = Cx+ Eu. When Q1 is on,
[ ˙iL
v˙C
]
=
[
0 0
0 −1
RC
][
iL
vC
]
+
[ 1
L
0
]
vg (3)
[
ig
vout
]
=
[
1 0
0 1
][
iL
vC
]
+
[
0
0
]
vg (4)
Where the return path of the input current is through the antiparallel diode of Q2.
When Q1 is off,
[ ˙iL
v˙C
]
=
[
0 −1
L
1
C
−1
RC
][
iL
vC
]
+
[ 1
L
0
]
vg (5)
[
ig
vout
]
=
[
1 0
0 1
][
iL
vC
]
+
[
0
0
]
vg (6)
Through small signal linearization and separation of terms, the DC steady state values
can be found,
[ ˙iL
v˙C
]
= 0 =
[
0 −D
′
L
D′
C
−1
RC
][
iL
vC
]
+
[ 1
L
0
]
vg (7)
Which can be rearranged to solve for the RMS inductor current and DC steady state
output voltage,
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[
iL
vC
]
=
[ vg
D′2R
vg
D′
]
(8)
Through the standard process for small signal linearization, the resulting small sig-
nal state space equations can be used to determine the system’s audiosusceptibility,
control to inductor current, and control to output voltage transfer functions. Since
the system has two inputs and two outputs, the small signal state space equations
can be rewritten as a multiple input multiple output (MIMO) system. Following
the subsequent algebraic distribution and cancelation of 2nd order terms, both the
input matrix, B, and feedforward matrix, E, can be represented as the column-wise
concatenations of the vectors associated with vˆg and dˆ, along with a row-wise con-
catenation of vˆg and dˆ to form the system input vector. The averaged small signal
state space equations are determined as
[ ˆ˙iL
ˆ˙vC
]
=
[
0 −D
′
L
D′
C
−1
RC
][
iˆL
vˆC
]
+
[ 1
L
vC
L
0 −iL
C
][
vˆg
dˆ
]
(9)
[
iˆg
ˆvout
]
=
[
1 0
0 1
][
iˆL
vˆC
]
(10)
The audiosusceptibility can be determined through the superposition theorem by
setting the control input, dˆ, to zero and extracting only the second output vector row
corresponding to vˆout.
Gvg(s) =
1
D′
1
(
√
LC
D′ s)
2 + L
D′2Rs+ 1
(11)
The resonant frequency,
ω0 =
D′√
LC
(12)
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The damping factor,
Q = D′R
√
C/L (13)
The audiosusceptibility transfer function is depicted in Figure 18. Low passband
gain in the audiosusceptibility transfer function directly corresponds to steady output
regulation that is unresponsive to fluctuations in the input voltage.
Figure 18. Audiosusceptibility transfer function.
The control to inductor current transfer function, Gid(s) =
iˆL(s)
dˆ(s)
, (in Figure 19)
can be found by setting the input voltage perturbation, vˆg(s), to zero and extracting
the state matrix elements that correspond to the first output vector row, iˆL(s).
Gid(s) =
2vg
D′3R
1 + RC
2
s
(
√
LC
D′ s)
2 + L
D′2Rs+ 1
(14)
This is depicted in Figure 19,
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Figure 19. Control to inductor current transfer function.
Following the same process, the control to output voltage transfer function is found,
Gvd(s) =
vg
D′2
1− L
D′2Rs
(
√
LC
D′ s)
2 + L
D′2Rs+ 1
(15)
The RHPZ frequency is,
ωRHPZ =
D′2R
L
(16)
The control to output voltage transfer function is plotted in Figure 20,
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Figure 20. Control to output voltage transfer function.
The RHPZ is a source of system instability and limits the outer loop performance
because the crossover frequency must be sufficiently reduced in anticipation of the
RHPZ frequency. The RHPZ causes a gain increase of 20dB/dec but introduces
a phase lag of 90 degrees. This is a major disadvantage for CCM operation, as the
RHPZ effects are difficult to compensate and introduce a sluggish response to changes
in the load condition.
Lastly, the outer loop controller design requires the inductor current to output
voltage transfer function,
Gvi(s) =
Gvd(s)
Gid(s)
=
D′R
2
1− L
D′2Rs
1 + RC
2
(17)
Shown in Figure 21,
25
Figure 21. Input current to output voltage transfer function.
3.2 The Discontinuous Conduction Mode
Regardless of the intended operating mode, all boost PFC topologies will operate in
DCM to some extent. For power transfer applications below 200W, primary operation
in DCM is preferable due to the simplicity of the single loop controller. In applications
where DCM is not feasible, DCM will still occur when the inductor does not have
enough stored energy to dissipate over the remainder of the switching period following
the transistor’s turn on interval. This phenomenon occurs near the ZCP of the input
voltage or in light load conditions.
The inductor current is categorized into three states in DCM, and the criteria for
DCM operation is based on the average inductor and ripple current values,
〈
iL
〉
<
4iL
2
(18)
The duration of time that the inductor freewheels current, D2Ts, is dependent on the
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peak current amplitude and the output and input voltages. The inductor voltage and
current waveforms in DCM are depicted in Figure 22,
Figure 22. a) Inductor voltage waveform, b) inductor current waveform.
The general assumption is that the inductor’s volt-second balance is equal to zero
over the course of one switching period. The solution to the integral of the inductor
voltage equation can be used to find the voltage conversion ratio,
M =
vout
vg
=
D2 +D1
D2
(19)
Here, D2 is an unknown state-dependent quantity. Alternatively, the voltage conver-
sion ratio can be expressed in terms of known parameters; since the capacitor charge
balance must equal zero over one switching period, the average diode current is equal
to the average load current,
〈
id
〉
=
vout
R
=
1
Ts
∫ Ts
0
id(t)dt =
ipkD2
2
(20)
where (20) is used to solve for the voltage conversion ratio in terms of known quan-
tities,
M =
vout
vg
=
1 +
√
1 +
2D21RTs
L
2
(21)
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In DCM, the degree of increase within the conversion ratio is highly dependent on
the load. For example, in very light load conditions, the conversion ratio will rapidly
increase with respect to an increase in D. The average inductor current is described
as follows,
〈
iL
〉
=
1
Ts
∫ Ts
0
iL(t)dt =
1
Ts
[
1/2(D1 +D2)Tsipk
]
=
voutvgD
2
1Ts
2L(vout − vg) (22)
The average input current draw is a function of the input voltage amplitude and
the switch on time, D1Ts. Figure 23 depicts the average input current, ig(t); the peak
current envelope, ipk(t); and the inductor current with respect to the input voltage
amplitude. The average grid current waveform is produced by the differential mode
of the EMI filter.
Figure 23. Inductor current waveforms in DCM.
The boost PFC in DCM exhibits self-PFC properties and constant on-time, con-
stant frequency control is a popular control scheme for this reason. Since the input
current draw is proportional to the input voltage amplitude, a single loop that only
regulates the output voltage is required. The control block diagram for primary DCM
operation is depicted in Figure 24.
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Figure 24. DCM control block diagram.
In order to design a controller for DCM operation, the converter dynamics must
be determined. Accurately capturing this behavior is more challenging due to the
existence of the state-dependent duty ratio constraint, D2. The state space matrices
in each portion of a switching cycle are as follows,
A B C E
A1 =
[
0 0
0 −1
RC
]
A2 =
[
0 −1
L
1
C
−1
RC
]
A3 =
[
0 0
0 −1
RC
]
B1 =
[ 1
L
0
]
B2 =
[ 1
L
0
]
B3 =
[
0
0
]
C1 =
[
1 0
0 1
]
C2 =
[
1 0
0 1
]
C3 =
[
1 0
0 1
]
E1 =
[
0
0
]
E2 =
[
0
0
]
E3 =
[
0
0
]
The characterization of converter dynamics in DCM is not as straightforward
as the state space average modelling process presented in the CCM section of this
chapter. There are several methods for generating DCM models, and these processes
yield either reduced or full order models. Reduced order models result from the
use of a duty ratio constraint, which implies the inductor dynamics are equal to
zero during steady-state operation. As a result, these dynamics are omitted in the
transfer functions, and the RHPZ appears to be eliminated as a result. For this
reason, reduced order models are regarded as untrustworthy in the high frequency
range. Full order models characterize the inductor current as an algebraic expression
in terms of the system parameters and provide a higher fidelity characterization of
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the high frequency range. If the state space averaging approach in DCM follows the
same principle as CCM, then the following must be true,
x˙ =
[
D1A1 +D2A2 + (1−D1−D2)A3
]
x+
[
D1B1 +D2B2 + (1−D1−D2)B3
]
vg (23)
The equivalent averaging process applied to the state matrices from (23) describes
the average of the matrix parameters, but not necessarily the average of the state
variables themselves. For example, the total charge transferred to the capacitor from
the inductor in DCM is found through integrating the inductor current waveform
during D2Ts,
QC =
ipkD2Ts
2
(24)
This is the quantity of charge transferred through the rectifier diode. Therefore, the
average current charging the capacitor is equal to the average diode current,
QC
Ts
=
ipkD2
2
(25)
Thus, to preserve the notion of charge balance in the capacitor, the average capacitor
current is the sum of its average charging and discharging currents. Rewriting the
charging current expression in terms of the average inductor current and substituting
into the average capacitor current equation yields,
C
dvc
dt
=
D2
D1 +D2
iL − 1
R
vC (26)
Whereas, the result from direct state space matrix averaging conflicts with the above
description,
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C
dvc
dt
= D2iL − 1
R
vC (27)
It is evident that the averaging of the physical equations does not yield the same
result as averaging the state space matrices. This issue has been resolved: In [47]
it was demonstrated that a modification to the state space averaging process can
ameliorate the discrepancy in the averaging process. Let,
M = diag
[
1
D1 +D2
,
1
D1 +D2
, ..., 1, 1
]
(28)
Where M is an n by n matrix in which n is the number of inductor currents present
in the system. Modifying the state space averaging equation with M ,
x˙ =
[
D1A1+D2A2+(1−D1−D2)A3
]
Mx+
[
D1B1+D2B2+(1−D1−D2)B3
]
vg (29)
In the case where D2 is solved based on the volt-second balance equation, a reduced
order model will be produced since the inductor current derivative is zero. This is
undesirable for the development of high fidelity circuit models, so the average inductor
current will be defined such that the inductor current derivative is nonzero. Using
(22) to solve D2,
D2 =
2LiL
D1Tsvg
−D1 (30)
Substitution of (30) into (29) yields,
[ ˙iL
v˙C
]
=
[ 2
D1Ts
( 2iL
D1Tsvg
+ D1
L
)
1
C
−1
RC
][
iL
vC
]
+
[
0
D21Ts
2LC
]
vg (31)
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[
ig
vout
]
=
[
1 0
0 1
][
iL
vC
]
+
[
0
0
]
vg (32)
Perturbation of the parameters and distribution of terms transforms the state equa-
tions into separable DC steady state and AC small signal state space equations. The
DC steady state equations are used to find expressions for the average inductor cur-
rent and capacitor voltage,
[
iL
vC
]
=
[ D21Tsvc
2L(M−1)
2LRiL−D21Tsvg
2L
]
(33)
The AC small signal equations are found as,
[ ˆ˙iL
ˆ˙vC
]
=
[ 2(1−M)
D1Ts
−2M
D1TsR
1
C
−1
RC
][
iˆL
vˆC
]
+
[ DM2
L(M−1)
2vC
L
−D21Ts
2LC
−D1Tsvg
LC
][
vˆg
dˆ
]
(34)
[ ˆ˙ig
ˆ˙vout
]
=
[
1 0
0 1
][
iˆL
vˆC
]
(35)
From which the transfer functions can be derived. Using the RMS voltage and a fully
DCM (3kΩ) load condition, the audiosusceptibility (Figure 25) is found to be,
Gvg(s) =
D1(4M − 2)
2L(M − 1)ωp1ωp2
1− (M−1)D1Ts
4M−2 s
( s
ωp1
+ 1)( s
ωp2
+ 1)
(36)
the radian pole frequencies are defined as follows,
ωp =
2(1−M)
D1Ts
− 1
RC
± [(2(M−1)
D1Ts
+ 1
RC
)2 − 4( 4M−2
D1TsRC
)
]1/2
2
(37)
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Figure 25. Audiosusceptibility transfer function.
The frequency at which the RHPZ occurs is at least twice the switching frequency,
highlighting the distinct advantage of DCM operation. Since the unstable region is
in the high frequency range, the design of a low bandwidth control loop is simplified.
The control to output voltage transfer function is depicted below (Figure 26),
Gvd(s) =
2vg
LCωp1ωp2
1− D1Ts
2
s
( s
ωp1
+ 1)( s
ωp2
+ 1)
(38)
Where the pole frequencies are the same as the audiosusceptibility poles.
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Figure 26. Control to output voltage transfer function.
The control to inductor current transfer function is as follows,
Gid(s) =
4vout
LCRωp1ωp2
1 + RC
2
s
( s
ωp1
+ 1)( s
ωp2
+ 1)
(39)
This transfer function description features a high frequency pole and a low frequency
pole-zero pair, depicted in Figure 27,
Figure 27. Control to input current transfer function.
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The input current to output voltage transfer function is found as,
Gvi(s) =
Gvd(s)
Gid(s)
=
R
2M
1− D1Ts
2
s
1 + RC
2
s
(40)
This transfer function is depicted below,
Figure 28. Input current to output voltage transfer function.
In this chapter, the converter has been characterized in both operating modes. Some
of the difficulties associated with CCM stability and DCM analysis have been dis-
cussed to lay the foundation for the following chapter regarding controller develop-
ment for a PFC system operating primarily in CCM.
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4 Flexible Power Factor Controller
4.1 Stability and Design Challenges in PFC
The simplest compensator design method for any PFC controller is to use RMS
values to describe the averaged behavior of the system over the course of a line cycle
at the nominal load condition. If the compensator design follows this procedure, the
formulated controller will exhibit acceptable windup and steady state performance in
the region of the anticipated steady state conditions but will diminish in response to
significant load or line fluctuations.
There have been several investigations regarding the undesirable behavior of PFC
systems as their parameters transition into states that are not anticipated by the
design procedure. Namely, the observation of slow and fast-scale instabilities as a
result of increasing load conditions, inappropriately selected compensator gains, small
output filter capacitance, and voltage conversion ratio. The effects of improperly
selected system parameters (L, R, C, conversion ratio and feedback gains) have been
shown [26-28].
In the slow (line and output ripple frequency) time scale, it has been observed that
certain configurations of system parameters result in a ”Period II” oscillation effect,
or even ”chaotic” n-periodic oscillations around the desired operating point. Chaos
is a loosely defined term that implies n-periodic or entirely unpredictable behavior.
Slow scale instability is generally shown in phase-plane trajectories of the capacitor
voltage and inductor current. To demonstrate these behaviors, Figure 29 shows the
slow-scale instability effects of an improperly designed PFC converter as the load
resistance increases. The converter was simulated in PSIM, and the data arrays were
used to create phase portraits in MATLAB. Figure 29a shows a stable ”Period I”
orbit, as the inductor current cycles at the line frequency while the capacitor voltage
cycles at twice the line frequency. Figure 29b shows the ”Period II” trajectory where
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the inductor current peaks are imbalanced between the positive and negative half-
cycles and the capacitor voltage cycles at the line frequency. Figure 29c depicts
chaotic behavior, where the system operates in the vicinity of the voltage reference,
but the inductor current and capacitor voltage orbit is n-periodic. It is clear that the
system fails to regulate the input current as the load increases.
Figure 29. (a) period I orbit, (b) period II orbit, (c) n-periodic (chaotic) orbit.
At the fast (controller bandwidth and pulse width modulator) time scale, certain
configurations of system parameters will result in switching period doubling bifur-
cation effects. In order to induce this condition, the inner current loop gain was
increased from the design example of Figure 29 at the rated load condition. Figure
30 shows these effects, which occur about the ZCPs of the inductor current.
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Figure 30. Period doubling bifurcation
This behavior results in increased distortion of the input current, illustrating that
the system fails to achieve power factor correction of the nonlinear input current. Al-
though it is not the intent of this thesis to fully analyze the exact sources of instability
in the PFC, these behaviors are discussed to show that achieving a fully stable PFC
design requires more consideration than only the expected power transfer conditions.
Furthermore, it is apparent that the chosen compensator gains or controller structure
have a significant impact on the flexibility of the PFC over its operating range.
Given the necessity for stability and satisfactory performance over a wide or unpre-
dictable range of operating conditions, it is desirable to formulate adaptive controllers
for PFC regulators. Digital control offers the capability for enhanced performance
through source impedance compensation, passivity based control, gain scheduled con-
38
trol, harmonic injection, and n-degree of freedom control [48-51]. While discrete
controllers offer enhanced PFC performance, they do not necessarily account for con-
duction mode transitions occurring over the course of a line cycle if the load condition
increases. Conversely, regarding mixed conduction mode controller design, it is not
shown how adaptive gains for each mode can improve the performance of the converter
over analog controller counterparts. Furthermore, discrete PFC control algorithms
do not improve the power factor at the point of common coupling of a power dis-
tribution network. Actively controlling the boost PFC power factor enables further
adaptability, as the input power factor may be intentionally degraded for the benefit
of line power quality.
In [35], it was demonstrated that input power factor degradation can improve the
power quality of the power distribution network through harmonic current cancelation
(HCC) and reactive power compensation (RPC). HCC enables the BBPFCC to serve
as a unidirectional active power filter which can attenuate the line current harmonics
generated by nonlinear loads connected to the power distribution network. RPC can
be provided when inductive loads are connected to the power distribution network,
although it was shown in [21] that the extent of RPC should be limited due to
the generation of harmonics as a result of increased ZCP distortions which occur in
capacitive reactive power compensation mode.
The goal of this thesis is to combine the advantages of adaptive gain, conduction
mode prediction, and power factor control in order to improve the adaptability and
performance of a system generally regarded as slow and inflexible due to the typical
structure of the controller. In addition, the benefits of non-unity power factor control
employed in BBPFCCs are explored through the extension of the control algorithm
to a smart home application.
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4.2 Mixed Conduction Mode
Depending on the load condition, the circuit will always operate in DCM or CCM for
different portions of the line cycle. In heavy load conditions, the waveform will be
predominantly CCM; in medium load conditions, the waveform will consist of some
DCM and some CCM, otherwise called Mixed Conduction Mode (MCM); and in
light load conditions, the waveform will be predominantly DCM. The dynamics of the
circuit change drastically when the conduction mode changes, and stable compensator
gain values for one mode may drive the system to instability in the other [52]. If not
properly accounted for with a dedicated controller, the MCM condition results in
highly distorted current. The inductor current in MCM is depicted in Figure 31,
Figure 31. Inductor current waveforms in MCM.
Several research efforts have investigated MCM operation and controller design
for boost converters; In [53], it is proposed that the controller operates at a greater
switching frequency in CCM and reduced switching frequency in DCM in order to
avoid MCM during one line cycle. This method employs 2 parallel controllers which
are multiplexed depending on the conduction mode. In [54], DCM sampling correction
and CCM/DCM duty-ratio feedforward terms are used in the controller such that
unknown output parameters, like the load impedance, are not required for successful
MCM operation. In [52], the critical boundary condition and sensed load impedance
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are used to determine control gains satisfying the criteria for a stable system. In [55],
the proposed controller utilizes a PID gain schedule for various power conditions. In
[56], a zero current detection circuit is utilized in order to trigger adaptive switching
and a predictive current control law. In [57,58] internal DSP comparators are used
to detect DCM and update compensator gains through a multiplexer.
Additionally, the literature presents several methods for determining the operating
mode of the circuit when a digital controller is implemented. One utilizes the critical
boundary or load condition in order to estimate whether the circuit will operate in
DCM or CCM. The load impedance is a required quantity for this determination
and must be generated through the output voltage and the RMS input current value
or output current. The sampled voltage and current are then used to calculate the
impedance, which is passed through a low pass filter such that the low frequency ripple
and switching noise are attenuated. Other methods may be used to infer transitions
into DCM; such as conduction mode inferencing based on the power transfer condition
or simple properties of the current waveform in either conduction mode. In this thesis,
the CCM controller employs the commonly used average current control scheme and
symmetric PWM and sampling are configured in the DSP firmware. This implies
that the sampled current value is approximately equal to the average current value by
definition of CCM operation. Using the input current sample, calculated duty ratio,
input voltage sample, and output voltage sample, the peak and minimum current
values during a switching period, k, can be estimated,
ipk[k] = iL[k] +
d[k]vg[k]Ts
2L
(41)
imin[k] = iL[k] +
d′[k](vg[k]− vout[k])Ts
2L
(42)
The validity of (41) and (42) can be tested once the duty ratio for the current switching
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period is known. If the circuit is operating in CCM above the critical boundary
condition, then the following must be true,
sgn(ipk[k]) = sgn(imin[k]) (43)
In addition, if the circuit is operating at the critical boundary condition,
|sgn(ipk[k])| = (1− sgn(imin[k])) (44)
If either (43) or (44) are true, then the compensator gains should be appropriated to
CCM operation. When the signs of the estimated peak and minimum current values
are opposite, then it is inferred that the inductor’s stored energy at the time of the
sample is most likely insufficient for continuous discharging over the remainder of
the switching period. These expressions are used to detect the conduction mode of
the following switching period and subsequently adjust the compensator gains and
sampling scheme to suit the new conduction mode. The duty ratio of the current
switching cycle must be known to make an estimation on the conduction mode.
If the circuit is operating in DCM, then symmetric sampling is problematic be-
cause the controller may either sample a nonzero current value which is not indicative
of the average current or sample a zero current value (if the sample occurs during
D3Ts). This behavior presents a significant problem for average current control be-
cause the feedback values do not indicate the state of the system and will not follow
the reference. In order to mitigate this problem, a sample correction will be applied
in DCM.
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Figure 32. Peak and minimum current estimation is used to predict the conduction
mode.
In the first two periods depicted in Figure 32, the sampled values are approximately
equal to the average current due to the PWM and sampling pattern. Based on the
known duty ratio, the peak and minimum current values are calculated, and their
signs are found to be the same. In CCM, at the peak of each PWM count, sampling
and consequential updates to the PWM comparator registers are performed. In the
third sampling period, the controller detects that a transition into DCM has occurred;
the calculated duty ratio under the initial assumption of CCM is kept, however the
average current during this switching period must be estimated. If the sample occurs
during the middle of the conduction period, then,
2iL[k] ≈ ipk[k] (45)
Here, the sampled inductor current is one half of the peak current since the duty ratio
has been established from the previous sample and subsequent calculation. This is an
approximation because the transistor exhibits a finite transition period in which the
inductor current will continue to change and A/D resolution will result in quantization
of the sampled signal. Since D2Ts is defined as the time required to fully discharge
from the estimated peak current, then from (22) and (45), the average current in a
switching cycle can be solved as,
43
〈
iL[k]
〉
= d[k]iL[k] +
2Li2L[k]
Ts(vout[k]− vg[k]) (46)
Using (46) and the 180 degree advance in the DCM sampling point, each induc-
tor current sample can be corrected such that an average current feedback signal is
provided for the inner loop controller and the structure does not need to change to
that of Figure 14. A similar sampling correction technique was shown in [54].
4.3 Feedforward Compensation
4.3.1 The Continuous Conduction Mode
As suggested in Chapter 3, one method for improving the current regulator per-
formance can be explored by implementing a feedforward controller. Feedforward
compensation is open-loop control in that it provides the theoretical control signal
for the desired input and output conditions. The strength in utilizing feedforward
control can be demonstrated by observing the behavior of the input side of the circuit,
shown in Figure 33.
Figure 33. Input side circuit model.
Since the transistors must switch with respect to the line voltage, they can be
approximated as a square wave voltage source; as such, the input loop is described
by,
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vg = L
diL
dt
+D′vsw (47)
where, if the forward voltage of the rectifier diode is small in comparison to the output
voltage, the drain to source voltage during the off state can be substituted as,
vg = L
diL
dt
+D′vout (48)
Solving for the duty ratio,
D =
(
1− |vg(t)|
vout(t)
)
+
(
LdiL
vout(t)dt
)
= dff (t) + dfb(t) (49)
Where there are now two terms that determine the aggregate duty ratio, d[k]. The
feedforward duty ratio term, dff , is equal to the theoretical duty ratio value, and the
feedback duty ratio, dfb, directly corresponds to the difference in phase between the
reference current waveform and the inductor current. The introduction of a feedfor-
ward term into the switching control signal produced by the inner loop compensator
alleviates the fundamental displacement factor of the input current and improves
distortions about the ZCP [59].
4.3.2 The Discontinuous Conduction Mode
Under the same notions as CCM, the current loop performance in DCM can be
improved through feedforward compensation if the controller employs current sample
averaging correction. Using (22) to solve for the theoretical duty ratio, given a desired
average current value from the outer voltage loop,
D =
√
2Li∗ref (t)(vout(t)− vg(t))
vout(t)vg(t)Ts
(50)
This expression is used to provide the theoretical duty ratio for corrected average
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current control in DCM.
4.4 Current Loop Design
4.4.1 The Continuous Conduction Mode
Through inspection of the system transfer functions, it is evident that the frequency
response, poles, and zeros shift as the load and line voltage conditions change. This
highlights the potential for instability and inflexibility when utilizing static compen-
sator gains. For instance, the CCM transfer function, Gid(s); The frequency response
characteristics are dependent on the input voltage amplitude, concomitant duty ratio,
and load condition. Then the uncompensated inner open loop gain is,
|Tol(s)| = 20log10(|Gid(s)||Gpwm||kifb|) (51)
Figure 34 depicts the effects of the increasing line voltage. The loop crossover fre-
quency remains the same regardless of the line voltage and load condition, and the
sensitivity within the control bandwidth is significantly reduced as the input volt-
age increases and the duty ratio decreases or when the load increases. In the case
of increasing peak input voltage, this behavior is a result of the increasing resonant
frequency.
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Figure 34. Control to inductor current transfer function with respect to changes in
peak vg
Lag type compensation is desirable because the current loop will operate with
low steady state error; however, the addition of a PI compensator introduces an
additional 90 degree delay due to its origin pole. Following the general rule that the
inner current loop crossover frequency, ωc, should be approximately one sixth the
switching frequency at most, an operational constraint for the PI compensator zero
frequency can be defined as:
ωz = min(10
αω0, 10
βωc) (52)
In this design, α is chosen as 1/2 and β is chosen as -1. An offset, controlled
with α, from the calculated resonant frequency may be desired, as the system can
be tuned to yield higher gain or increased phase near the resonant frequency point.
For this reason, one half of one decade above the resonant frequency is chosen, as it
is a fair compromise between gain and phase improvement. However, in the scenario
where the resonant frequency approaches the desired crossover frequency, the zero
frequency should be limited below the desired crossover frequency so that an accept-
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able phase margin can be achieved. This upper limitation is selected through β. The
PI compensator transfer function is defined as,
GiEA(s) =
ki
s
+ kp (53)
Then the proportional gain is as follows,
kp =
ki
ωz
(54)
The gain magnitude equation for the PI compensator is set equal to the opposite
of the uncompensated, estimated loop transfer function gain at the desired crossover
frequency. The integral gain can be solved such that the uncompensated loop gain is
driven to unity at the desired crossover frequency,
ki =
√√√√ 10−Tol10
1
ω2c
+ 1
ω2z
+ 1
ωcωz
(55)
Figure 35 shows the mitigation of the resonant frequency effects through adjustments
of the PI compensator zero frequency as the peak input voltage increases.
Figure 35. Open loop transfer function with adaptive PI gain.
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4.4.2 The Discontinuous Conduction Mode
The same pole and zero shifting phenomenon occurs when the circuit operates in
DCM, shown in Figure 36,
Figure 36. Current loop with respect to changes in peak vg
As in CCM, the open loop gain at the desired crossover frequency is calculated
based on the operating conditions. In this case, there is a low frequency pole which is
nearly canceled by the control to inductor current transfer function’s low frequency
zero during light load conditions. Supposing the ”+” result of (11) is ωp1, the high
frequency pole can be canceled when it is smaller than the desired crossover frequency.
Similarly,
ωz = min(10
αωp1, 10
βωc) (56)
Where α and β are the same as the CCM case. Even at the rated load condition
chosen in this paper, the high frequency pole is still always greater than the desired
cutoff frequency. The characteristic gain of the transfer function is flat in the fre-
quency region between the desired cutoff frequency and the switching frequency. If
the compensator sets the crossover frequency to ωc, then the switching frequency will
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not be significantly attenuated. In this case, it is desirable to add an additional gain
margin so that the switching frequency is sufficiently attenuated and does not feed
back into the control loop. Assuming the circuit is loaded at 3kΩ, the open loop
transfer function is shown in Figure 37,
Figure 37. Open loop transfer function with adaptive PI gain.
4.5 Voltage Loop Design
In either conduction mode, the outer voltage loop will be compensated such that it has
a very low bandwidth of approximately 10-15Hz. This is required for two reasons,
1) the output voltage ripple effects occurring at twice the line frequency must be
sufficiently attenuated so that the current reference signal does not become severely
distorted, and, 2) the CCM RHPZ is in the low frequency range and may drive the
system to instability. In regards to the outer loop, adaptive gain does not make a
significant difference in output voltage regulation performance since the bandwidth
is already limited to the low frequency range; the main concern is to ensure stability
in the case of both conduction modes.
GvEA(s) =
s+ ωz
s(s+ ωp)
(57)
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Type II compensation is selected in order to improve the rolloff which follows the
crossover frequency through the low pass characteristic of the compensator. The pole
is placed just below the output voltage frequency so that the ripple and CCM RPHZ
are attenuated as much as possible without sacrificing gain in the low frequency
region. It is critical that the zero frequency is selected just below the pole frequency
and the ratio of the pole and zero frequencies are chosen such that a similar crossover
is achieved in both modes. Figure 38 depicts the outer loop gain in CCM, and Figure
39 shows the outer loop gain in DCM,
Figure 38. CCM compensated outer loop
Figure 39. DCM compensated outer loop
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5 Simulation and Testing Results
5.1 Simulation Over Various Load Conditions
Using the aforementioned strategies, it is verified that the system is stable over the
full range of load conditions. The inductor current, EMI filter current and output
voltage at the 100% (75Ω), 50% (150Ω), 25% (300Ω), 10% (750Ω), and 2.5% (3kΩ)
load conditions are depicted in Figures 40-44,
Figure 40. BBPFCC regulation performance at 100% load condition, a) boost
inductor current, b) EMI filter input current, c) output voltage.
The power factor of the EMI filter current in Figure 40 is 0.999.
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Figure 41. BBPFCC regulation performance at 50% load condition, a) boost
inductor current, b) EMI filter input current, c) output voltage.
The power factor of the EMI filter current in Figure 41 is 0.999.
Figure 42. BBPFCC regulation performance at 25% load condition, a) boost
inductor current, b) EMI filter input current, c) output voltage.
The power factor of the EMI filter current in Figure 42 is 0.997.
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Figure 43. BBPFCC regulation performance at 10% load condition, a) boost
inductor current, b) EMI filter input current, c) output voltage.
The power factor of the EMI filter current in Figure 43 is 0.986.
Figure 44. BBPFCC regulation performance at 2.5% load condition, a) boost
inductor current, b) EMI filter input current, c) output voltage.
The power factor of the EMI filter current in Figure 44 is 0.844. This is largely
due to the phase shifting property of the EMI filter, as the zero crossing of the input
current leads the inductor current in phase. Since the crossover frequency of the DCM
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loop is lower than that of the CCM loop, the current regulation is worse than that of
CCM and the current THD increases slightly.
5.2 Performance Comparison of Adaptive and Static PFC
Controllers
5.2.1 Comparison of Input Current Regulation
In this section, the adaptive controller performance is compared with the conven-
tional control scheme, shown in Figure 7. Using both adaptive gain and feedforward
compensation, the converters are subjected to the full range of load conditions and
several input voltage conditions. The selected input voltage range is 110VRMS above
the nominal input voltage (with the same conversion ratio as the original design),
and the nominal input voltage with a larger conversion ratio. The high input voltage
condition is chosen so that the system enters DCM more quickly. The increased con-
version ratio condition is chosen to show the effects of the shifted resonant frequency
during CCM operation. The result is shown in Figure 45,
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Figure 45. %THD over 5%-100% load at various input voltage and conversion ratio
conditions. Curves which end before the load sweep indicate that the system
became unstable at lighter load conditions.
The static controller performance deteriorates significantly as the load becomes lighter
and the input voltage or conversion ratio increase, indicating that conventional method
is insufficient for systems which operate over a wide range of conditions. In the case
of the adaptive controller, consistently low input current THD is maintained over the
full load range, but deteriorates in the high input voltage condition. Adapting the
compensator gains extends the operating range of the converter significantly.
5.2.2 Comparison of Load Step Response
The dynamic response of the adaptive and static controllers is compared with a load
step of 100% down to 50%. This is shown in Figure 46,
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Figure 46. Output voltage of adaptive and static controllers in reponse to 50% load
step.
The adaptive controller regulates the input current with significantly less distortion
than that of the conventional controller in response to a 50% load step. The adaptive
controller favors current performance, as the overshoot is significantly larger and the
average output voltage of the static controller is closer to the reference during this
interval.
5.3 Validation of Control Algorithm in Hardware in the Loop
Simulation
The proposed control algorithm is validated on the Opal RT 4510 system interfaced
with a Texas Instruments TMS320F28335 processor. Due to Opal RT’s sampling rate,
the switching frequency of the converter is reduced (to 10kHz). The test configuration
is shown in Figure 47,
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Figure 47. Opal RT and Texas Instruments DSP HIL test bed
Figure 48 depicts the testing results. Figure 48(a)-(c) verify the system operates
about the nominal condition. Figure 48(d) depicts operation at a low output voltage
and light load condition. Lastly, Figure 48(e)-(f) show operation at different conver-
sion ratio conditions with a smaller peak input voltage. This result demonstrates that
the algorithm is feasible for implementation on a modern digital signal processor.
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Figure 48. (a) 230VRMS, 75Ω, 380Vout(b) 230VRMS, 75Ω, 400Vout (c)
230VRMS, 75Ω, 420Vout (d) 230VRMS, 500Ω, 380Vout
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6 Non-Unity Active Power Factor Control
There is a growing interest in smart home and manufacturing plant technologies,
as well as utility-consumer contracts which support efficient and stable power dis-
tribution. Through these methods, utilities and industrial consumers of electricity
cooperatively benefit from improved system stability and monetary incentives. These
benefits are acquired through several avenues, 1) renewable energy production or
distributed generation credits, 2) demand response and load shedding through prior
notification, and 3) energy efficient appliance and renewable energy subsidies [60-61].
These programs typically require a smart metering interface that records the quantity
of energy production by distributed generators or provides a communication interface
between the utility and consumer for load shedding notification.
The focus of this thesis is to present solutions to the increasing energy demand and
power quality problem through improving PFC performance and stability on the level
of individual converters, as well as the performance of the power distribution network
through aggregated non-unity active power factor control. Due to their presence in
AC power distribution networks, PFC converters operating beneath their rated load
conditions are unused resources which can be utilized to compensate line current
harmonics and support reactive power. Although full investigation of the benefits is
costly and difficult to quantify without a large experimental setup, it is expected that
this feature provides improved energy efficiency, reduced degradation of appliances,
and the mitigation of poor power factor penalties.
Nonlinear loads, such as rectifiers, cause undesirable harmonics in the line cur-
rent, which induce deleterious conditions on other devices connected to the point of
common coupling (PCC). In order to compensate the harmonics produced by local
rectifiers, the BBPFCC will employ harmonic cancellation reference signals provided
by a smart metering system.
Furthermore, the available capacity of a BBPFCC can be utilized to compensate
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for poor displacement power factor conditions resulting from reactive linear loads. It
was shown in [21] that current phase shifting results in increased current distortion
due to the unidirectional nature of the topology and input circuit side characteristics.
The quantity of reactive power compensation provided by an individual BBPFCC
should be limited due to line current THD restrictions. The limitation of reactive
power compensation is difficult to characterize because it is dependent on several key
parameters, 1) whether the BBPFCC provides inductive or capacitive reactive power
since extended cusp distortions in capacitive current mode are worse, 2) the load
condition, and, 3) the capability of harmonic current compensation by other devices
connected to the PCC. As a result, reactive power compensation as an ancillary
service can only be provided in a power distribution network with other systems that
support harmonic current compensation functionality.
In order to compensate current harmonics and reactive power, two additional
references must be added to the controller detailed in this chapter. In the case
of harmonic current compensation, a harmonic reference, ihn[k] is provided to the
BBPFCC. This signal is added to the current reference signal generated by the outer
voltage loop and reactive power control loop. The reactive power control loop, which
employs a low gain PI compensator, similar to the voltage loop, and calculates the
error signal and corresponding correction phase angle using the peak voltage, peak
current reference produced by the voltage loop (both to produce RMS values), and
phase angle difference (tracked through a 1φ PLL algorithm). The resultant output
of this loop is the current phase reference, iph[k].
The proposed discrete control algorithm employed in this paper is depicted in
Figure 49,
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Figure 49. Proposed discrete control algorithm
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6.1 Extension of the Proposed Control Algorithm to Smart
Home Applications
In this chapter, it is demonstrated that the proposed controller of Figure 39 can be
utilized as a stable PFC solution over various operating conditions while improving
the stability of the local PCC. This strategy is useful for industrial plants which may
suffer from reactive power penalties or equipment downtime due to poor power factor
conditions. Although not investigated in this article, it is presumable that similar
compensation strategies could be employed in high performance naval and aerospace
power distribution systems with AC and DC buses that feed vital equipment. Since
the BBPFCC will produce increased line current harmonics, a bidirectional converter,
such as a photovoltaic (PV) inverter that compensates line current harmonics is also
required.
In the following test scenarios, a supervisory controller embedded in a smart meter
feeds harmonic current and reactive power references to the nonlinear subsystems (i.e.
unidirectional BBPFCC converters and a bidirectional PV inverter). The nonlinear
subsystems will cooperatively support the reactive power demand of a local linear
load and compensate the harmonics generated by a local rectifier load. As a result,
the peak grid current is reduced. The parameters of each subsystem are shown in
Table II,
Table II
BBPFCC1&2 PV Inverter Rectifier LinearInductiveLoad
Srated(V A)
PowerFactor
%THD
2.133k
0.999
1.79%
1.7k
0.999
0.79%
220
0.50
167%
1.66k
0.16
0%
The rectifier load causes severe current distortion, and the reactive power con-
sumption of the linear load significantly deteriorates the power factor of the PCC. In
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this test, four modes are investigated as follows;
1. 0.15 - 0.25 seconds: Nominal operation
- Both BBPFCCs operate at 80% load in unity power factor mode.
- The PV inverter injects 1.6kW into the PCC.
- The linear load consumes 1.6kVAR and 250W.
- The rectifier consumes 200W and 25VAR.
2. 0.25 - 0.35 seconds: Reactive power compensation mode
- Both BBPFCCs operate at 80% load, but each provide capacitive 0.53kVAR.
- The PV inverter supports 1.5kW and capacitive 0.53kVAR.
- The linear load consumes 1.6kVAR and 250W.
- The rectifier consumes 200W and 25VAR.
3. 0.35 - 0.45 seconds: Reactive power & BBPFCC harmonic compensation mode
- Both BBPFCCs operate at 80% load, but each provide capacitive 0.53kVAR.
These converters compensate the rectifier harmonics.
- The PV inverter supports 1.5kW and capacitive 0.53kVAR. This converter
compensates the harmonics generated by the BBPFCCs.
- The linear load consumes 1.6kVAR and 250W.
- The rectifier consumes 200W and 25VAR.
4. 0.45 - 0.65 seconds: Load step
- Both BBPFCCs operate drop to 50% load, but each provide capacitive 0.53kVAR.
These converters compensate the rectifier harmonics.
- The PV inverter supports 1.5kW and capacitive 0.53kVAR. This converter
compensates the harmonics generated by the BBPFCCs.
- The linear load consumes 1.6kVAR and 250W.
- The rectifier consumes 200W and 25VAR.
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The distribution network is simulated in PSIM, and the configuration of all loads are
depicted in Figure 50. Note that a short line impedance model is included in the
transmission line.
Figure 50. Smart home configuration
The simulation results are shown below in Figures 51-52.
65
Figure 51. Real and reactive power consumption and compensation
Figure 52. Rectifier, BBPFCC, PV inverter, linear load, and PCC current.
Figure 51 demonstrates that the net reactive power consumption of the smart
home can be driven to zero when the BBPFCCs and PV inverter cooperatively com-
pensate for the lagging power factor of the linear load. If the PV inverter was the only
compensation system, the reactive power consumption of the linear load would ex-
ceed the apparent power capability of the PV system. Consequently, the BBPFCCs
enable the smart home to achieve near unity power factor. The input currents of
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each device are shown in Figure 52. In Mode II, the BBPFCCs introduce harmonic
pollution into the system due to their net compensation of 1.06kVAR; despite the
increase in current THD, the peak current draw of the smart home is reduced. In
Mode III, the PV inverter compensates for the zero crossing distortions produced by
the BBPFCC’s. In Mode IV, each BBPFCC experiences a load step from 80% to
50%, in order to demonstrate several key points, 1) although a load reduction results
in increased capacity for reactive power compensation, their reference Q should be
adjusted relative to the limited compensation capabilities of the PV inverter due to
the increased zero crossing distortions, 2) the adaptive algorithm of the BBPFCC has
been shown to benefit both the stability of the circuit as well as the stability of the
PCC.
The output voltage of the BBPFCCs are overlaid on Figure 53, shown below. This
demonstrates that the adaptive algorithm is able to regulate the output voltage suc-
cessfully while compensating current harmonics and reactive power, and undergoing
a significant load step change.
Figure 53. BBPFCC output voltages.
Metrics produced in the simulation are shown in Table III. The peak current draw of
the fundamental frequency is reduced during Modes II and III. The average conduc-
tion losses occurring as a result of the short transmission line model are computed
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Table III: Power Quality Metrics
BBPFCC 1&2 PV Inverter
Mode I II III IV I II III IV
%THD 1.65 14.5 18.25 30.6 0.48 0.48 36.73 39.97
PF 0.99 0.95 0.94 0.88 0.99 0.94 0.87 0.87
Peak Current (A) 10.7 11.18 12.07 8.17 9.99 10.0 12.1 11.9
Linear Load PCC Current
Mode I II III IV I II III IV
%THD 0.03 0.05 0.05 0.07 13.11 26.04 3.18 7.48
PF 0.16 0.16 0.16 0.16 0.82 0.96 0.99 0.98
Peak Current (A) 10.0 10.0 10.0 10.0 20.20 19.39 15.44 7.7
Rectifier
Mode I II III IV
%THD 165.38 165.31 167.11 167.10
PF 0.50 0.50 0.50 0.50
Peak Current (A) 6.06 6.06 6.06 6.06
over 0.05 second intervals, shown below in Figures 54-56. Compared with the average
conduction losses computed in Mode I, the reduction in peak current during Mode II
results in a 21% increase in power transfer efficiency.
Figure 54. I2R transmission line losses during Mode I.
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Figure 55. I2R transmission line losses during Mode II.
Figure 56. I2R transmission line losses during Mode III.
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7 Conclusion
This thesis investigated the following topics, 1) a brief comparison of boost PFC
variants was provided; 2) description of typical controller structures and a subsequent
derivation of all CCM and DCM transfer functions through the state space averaging
method; 3) slow and fast scale instability issues were described, 4) a method to extend
the operating range and flexibility of the PFC was shown. Input current regulation
problems were ameliorated with an adaptive gain controller based on the resonant and
pole frequencies of the system transfer functions in both CCM and DCM; a simple
algorithm was developed to accommodate for conduction mode transitions such that
the controller can maintain stability over a wide array of load conditions; harmonic
and reactive power compensation references were added to the PFC controller in order
to improve the current quality at the point of common coupling.
In a smart home with a metering interface that provides power quality improve-
ment references (harmonic current and reactive power), it was found that the line
conduction losses were reduced by 21% if a bidirectional converter is available to
compensate for increased zero crossing distortions caused by the bridgeless PFC con-
verters.
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10 Appendix B: Controller Code & Simulation
10.1 PSIM Code
∗ NOTE ∗
Some equat ions are too long to d i sp l ay in one l i n e on the page with indenta t i on .
Indentat ion adjustments have been made . Any cont inuat ion or conc lu s i on o f a c a l c u l a t i o n which over f lowed
a l i n e i s denoted by ” . . . ”
∗ NOTE ∗
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// PFC CONTROLLER //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
i f ( ( sample cnt == 5 0 ) | | ( sample cnt == 0))
{
i f ( sample cnt == 0)
{
Vgrid = in [ 0 ] ; // Sample Vgrid
Vgrid = abs ( Vgrid ) ;
I g r i d = in [ 1 ] ; // Sample SW 1 current
Vout = in [ 2 ] ; // Sample Vout
Iout = in [ 3 ] ; // Sample Iout
perturb = in [ 4 ] ;
s tep = in [ 5 ] ; // Load Step de t e c t i on
i h n r e f = in [ 6 ] ; // Harmonic cur rent canc e l a t i on r e f e r e n c e .
ihn cmp = in [ 7 ] ;
// iL pk p r ed i c t i on = I g r i d+duty/50∗Ts∗Vgrid /(2∗L ) ;
// d i s c h p r e d i c t i o n = iL pk p r ed i c t i on + (Vgrid−Vout )/L∗(1−duty /50)∗Ts ;
// out [ 1 1 ] = iL pk p r ed i c t i on ;
// out [ 1 2 ] = d i s c h p r e d i c t i o n ;
// Find s i gnedne s s o f peak and min p r ed i c t i o n s
/∗ i f ( i L pk p r ed i c t i on >= 0) iL pk s i gn = 1 ;
e l s e iL pk s i gn = −1;
i f ( d i s c h p r e d i c t i o n >= 0) d i s c h s i g n = 1 ;
e l s e d i s c h s i g n = −1;
i f ( ( iL pk s i gn == d i s c h s i g n ) | | ( abs ( iL pk s i gn ) == (1− d i s c h s i g n ) ) )
{
CCM Flag = 1 ;
}
e l s e
{
CCM Flag = 0 ;
} ∗/
}
// Must wait un t i l Vpeak detected
i f (Vpeak == 0 . 0 )
{
// PEAK DETECTION fo r s tar tup
Vgrid = in [ 0 ] ; // Sample Vgrid
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Vgrid = abs ( Vgrid ) ;
i f ( ( Vgrid < Vgrid prev ) && ( Vgrid prev > Vgrid 2prev )){ Vpeak = Vgrid prev ;}
Vgrid 2prev = Vgrid prev ;
Vgr id prev = Vgrid ;
// out [ 1 ] = Vpeak ;
}
// once peak vo l tage has been found
i f (Vpeak > 0 . 0 )
{
// System windup time
SUT = 10000;
// PLL Locking time . . . 25000x1e−5 second time s t ep s
PLLSUT = 25000;
Q REF =500.0;
i f ( StartUpTime<SUT) {CCM Flag=1; CCM Flag prev=1;}// Force CCM on star tup
// FIXED SAMPLING, Q and PLL.
// Q Control Feedback Loop
// PLL Loop
i f ( sample cnt == 50)
{
PLL V ERR =Vgrid/Vpeak∗PLL V FB ;
// Generate the est imated change in radian frequency by pass ing PLL V ERR through a LPF that p r e s e rv e s the DC
. . .
component o f PLL V ERROR
PLL DELTA OMEGA = LPF Coe f f i c i en t 1 ∗(PLL V ERR + PLL V ERR PREV)+LPF Coe f f i c i en t 2 ∗PLL DELTA OMEGA PREV;
// Generate est imated angular v e l o c i t y with an o f f s e t about the de s i r ed angular ve l o c i t y ,
PLL OMEGA ESTIMATE = PLL SAMPLE PRD∗PLL Kp∗PLL DELTA OMEGA+PLL SAMPLE PRD∗OMEGAGRID;
// In t eg r a t e the angular ve l o c i t y , PLL OMEGA ESTIMATE to produce the angular pos i t i on , PLL THETA ESTIMATE
PLL THETA ESTIMATE = PLL THETA ESTIMATE PREV + PLL OMEGA ESTIMATE;
// Limit PLL THETA ESTIMATE about 2∗PI
i f (PLL THETA ESTIMATE >= 2∗PI ) PLL THETA ESTIMATE = PLL THETA ESTIMATE − 2∗PI ;
// Generate the Feedback and Synchron izat ion S igna l s , PLL V FB and PLL V SYNC
PLL V SYNC = −1.00∗ cos (PLL THETA ESTIMATE+PI/180∗Q ANGLE) ;
out [ 0 ] = PLL V SYNC;
PLL V FB = 1.00∗ s i n (PLL THETA ESTIMATE) ;
// Pass va lues to prev ious s t a t e
PLL THETA ESTIMATE PREV = PLL THETA ESTIMATE;
PLL DELTA OMEGA PREV = PLL DELTA OMEGA;
PLL V ERR PREV = PLL V ERR;
// Steady s t a t e PLL DELTA OMEGA ranges from 0 .10˜0 .11
i f ( (PLL DELTA OMEGA <= 0.06)&&(PLL DELTA OMEGA >= −0.06)) { PHASE IS LOCKED = TRUE; }
e l s e { PHASE IS LOCKED = FALSE; }
// out [ 3 ] = PHASE IS LOCKED;
// out [ 5 ] = PLL V SYNC;
// When the Phase i s Locked & PLL Star t Up Time has e lapsed , Q con t r o l can be enabled .
i f (PHASE IS LOCKED&&!(StartUpTime<PLLSUT))
{
Q FB = 0.707∗Vpeak∗0.707∗ v err TYPEII∗ s i n (PI/180∗Q ANGLE) ;
out [ 1 ] = Q FB;
Q ERR = Q REF − Q FB;
Q ERR PI = (2∗kp Q+Ts∗ki Q )/2∗(Q ERR) + (Ts∗ki Q−2∗kp Q)/2∗(Q ERR PREV) + Q ERR PI PREV ;
Q ANGLE = Q ERR PI ;
Q ERR PI PREV = Q ERR PI ;
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Q ERR PREV = Q ERR;
PLL V SYNC = −1.00∗ cos (PLL THETA ESTIMATE+PI/180∗Q ANGLE) ;
// out [ 0 ] = PLL V SYNC;
}
i f ( (CCM Flag == 1 ) | | ( StartUpTime < SUT))
{
// Set load r e s i s t a n c e value .
// determine R[ k ]
i f ( StartUpTime > 10000) R = Vout/ Iout ;
e l s e i f ( s tep == 0) R=75;
e l s e R=150;
// out [0 ]= R;
// Inner Current Loop Gain i s f i x ed at the c r o s s ove r f requency .
// Use t h e o r e t i c a l duty r a t i o f o r e s t imat ion o f system c h a r a c t e r i s t i c s . Also used f o r feed forward duty r a t i o
i f (PHASE IS LOCKED && ! ( StartUpTime<PLLSUT)) D Test = 1−(abs (PLL V SYNC)∗Vpeak )/400 ;
e l s e D Test = 1−(abs ( Vgrid ) )/ V out r e f ;
i f ( D Test >= 1) D Test = 0 . 9 99 ;
i f ( D Test <= 0 .0 ) D Test = 0 .00001 ;
i f ( StartUpTime < 50000 ) { StartUpTime++; }
// CALCULATE OUTER LOOP GAINS
// TYPE I I CONTROLLER
wc vi = 100 ;
wp vi = 150 ;
A0 = 0 . 1206 ;
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// Outer vo l tage loop c a l c u l a t i o n //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// D i g i t a l PI f o r outer vo l tage loop .
v e r r = V out r e f − Vout ;
// D i g i t a l PI c o n t r o l l e r d i s c r e t e time d i f f e r e n c e equation ,
v err TYPEII = (A0∗Ts∗Ts+2∗A0∗Ts/wz vi )/ (4/( wz vi∗wp vi )+2∗Ts/wz vi )∗ v e r r +(2∗A0∗pow(Ts , 2 ) / wz vi )/ (4/ ( wz vi∗wp vi )
. . .
+2∗Ts/wz vi )∗ v e r r p r e v+(A0∗Ts∗Ts−2∗A0∗Ts/wz vi )/ (4/( wz vi∗wp vi )+2∗Ts/wz vi )∗ v e r r 2p r ev +(8/( wz vi∗wp vi ) )/
. . .
(4/( wz vi∗wp vi )+2∗Ts/wz vi )∗ v err TYPEII prev+(−4/(wp vi∗wz vi )+2∗Ts/wz vi )/
. . .
(4/( wz vi∗wp vi )+2∗Ts/wz vi )∗ v err TYPEII 2prev ;
i f (PHASE IS LOCKED&&!(StartUpTime<PLLSUT)) I i n r e f = v err TYPEII∗abs (PLL V SYNC) ;
e l s e I i n r e f = v err TYPEII∗abs ( Vgrid )/Vpeak ;
out [ 1 ] = I i n r e f ;
// Harmonic Current Compensation
i f (PHASE IS LOCKED&&!(StartUpTime<PLLSUT))
{
i f ( ihn cmp && ( i h n r e f < 0 . 0 ) ) I i n r e f = I i n r e f + i h n r e f ;
i f ( ihn cmp && ( i h n r e f >= 0 . 0 ) ) I i n r e f = I i n r e f − i h n r e f ;
}
// BEGIN CCM
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// Ca lcu la te est imated resonant f requency o f the inner cur rent loop
D RMS = 1−(0.707∗Vpeak )/ V out r e f ;
wr = (1−D RMS)/ sq r t (L∗C) ;
// Ca lcu la te zero f requency o f the PI compensator
wz = min (3 .16∗wr ,w/10 . 00 ) ; // Choose e i t h e r 10ˆ1/2∗ resonant f requency or w cros sover /10
// Adjust cur rent loop ga ins based on the sample
// Need to mult ip ly numerator by −1 to ex t ra c t r e a l r e s u l t . Same r e s u l t i s imaginary i f 1 i s chosen
k i = sq r t ( tempvar∗tempvar /(1/pow(w,2)+1/pow(wz ,2)+2/(w∗wz ) ) ) ;
kp = ki /(wz ) ;
out [ 4 ] = kp ;
out [ 2 ] = k i ;
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// inner cur rent loop c a l c u l a t i o n //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
i e r r = I i n r e f −I g r i d ;
// D i g i t a l PI c o n t r o l l e r d i s c r e t e time d i f f e r e n c e equation ,
// y [ k ] = kp∗x [ k ] + k i ∗x [ k−1] + y [ k−1]
i e r r P I = (2∗kp+Ts∗ k i )/2∗( i e r r ) + (Ts∗ki−2∗kp )/2∗( i e r r p r e v ) + i e r r P I p r e v ;
duty = i e r r P I ∗50;
duty = duty+D Test ∗50;
// Limiter
i f ( duty > 50) {duty = 50;}
i f ( duty < 0 ) {duty = 0 ;}
} e l s e // DCM
{
// determine R[ k ]
i f ( StartUpTime > 10000)R = Vout/ Iout ;
e l s e i f ( s tep == 0) R=75;
e l s e R=150;
// out [0 ]= R;
// TYPE I I CONTROLLER
wc vi = 100 ;
wp vi = 150 ;
A0 = 0 . 1206 ;
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// Outer vo l tage loop c a l c u l a t i o n //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// D i g i t a l PI f o r outer vo l tage loop .
v e r r = V out r e f − Vout ;
// D i g i t a l PI c o n t r o l l e r d i s c r e t e time d i f f e r e n c e equation ,
v err TYPEII = (A0∗Ts∗Ts+2∗A0∗Ts/wz vi )/ (4/( wz vi∗wp vi )+2∗Ts/wz vi )∗ v e r r +(2∗A0∗pow(Ts , 2 ) / wz vi )/ (4/ ( wz vi∗wp vi )
. . .
+2∗Ts/wz vi )∗ v e r r p r e v+(A0∗Ts∗Ts−2∗A0∗Ts/wz vi )/ (4/( wz vi∗wp vi )+2∗Ts/wz vi )∗ v e r r 2p r ev +(8/( wz vi∗wp vi ) )/
. . .
(4/( wz vi∗wp vi )+2∗Ts/wz vi )∗ v err TYPEII prev+(−4/(wp vi∗wz vi )+2∗Ts/wz vi )/ (4/ ( wz vi∗wp vi )+2∗Ts/wz vi )
. . .
∗v err TYPEII 2prev ;
i f (PHASE IS LOCKED&&!(StartUpTime<PLLSUT)) I i n r e f = v err TYPEII∗abs (PLL V SYNC) ;
e l s e I i n r e f = v err TYPEII∗abs ( Vgrid )/Vpeak ;
out [ 1 ] = I i n r e f ;
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// Harmonic Current Compensation
i f (PHASE IS LOCKED&&!(StartUpTime<PLLSUT))
{
i f ( ihn cmp && ( i h n r e f < 0 . 0 ) ) I i n r e f = I i n r e f + i h n r e f ;
i f ( ihn cmp && ( i h n r e f >= 0 . 0 ) ) I i n r e f = I i n r e f − i h n r e f ;
}
i f ( Vgrid <= 0.00001) Vgrid = 0 .00001 ;
// BEGIN DCM − Inner cur rent loop
// Apply a Correct ion to the sampled cur rent to f i nd the average cur rent value in DCM. . .
iL Average DCM = duty/50∗ I g r i d +(2∗L∗ I g r i d ∗ I g r i d )/(Ts∗(Vout−Vgrid ) ) ;
// Express ion to inc lude swi tch ing t r a n s i t i o n time −
iL Average DCM = 0.5∗ ( duty/50+(L/(Vout−Vgrid ) )∗ (2∗ I g r i d+Vgrid ∗0.0000001/L)/(Ts ))∗ (2∗ I g r i d+Vgrid ∗0.0000001/L ) ;
D DCM FF = sqr t (2∗L∗ I i n r e f ∗(Vout−Vgrid ) )/ sq r t (Vout∗( Vgrid )∗Ts ) ;
i f (D DCM FF>=0.99) D DCM FF = 0 . 9 9 ;
i f (D DCM FF<=0.0) D DCM FF = 0 . 0 01 ;
// We need to r e c a l c u l a t e the TF when there i s
// 1 . a d i f f e r e n t peak input vo l tage
// 2 . a d i f f e r e n t r e s i s t a n c e
// 3 . when CCM −> DCM
// Calcu la te conver s ion ra t i o , M
M = Vout /( (0 .707∗Vpeak ) ) ;
// 0.707∗ v err TYPEII = I in r e f RMS
IinRMS = pow( V out re f , 2 . 0 ) / (R∗0.707∗Vpeak ) ;
D DCM RMS = sqr t (2∗L∗IinRMS∗( V out re f −0.707∗Vpeak ) )/ sq r t ( V out r e f ∗ (0 .707∗Vpeak)∗Ts ) ;
i f (D DCM RMS>=0.99) D DCM RMS = 0 . 9 9 ;
i f (D DCM RMS<=0.0) D DCM RMS = 0 . 0 01 ;
// Ca lcu la te the high frequency pole , wp1 , in order to cance l i t with the compensator ’ s zero
// The low frequency pole , wp2 i s cance l ed by the low frequency zero o f the TF
wp1 = (2∗R∗C∗(M−1)−D DCM RMS∗Ts−sq r t (4∗pow(R∗C∗M,2)−(12∗D DCM RMS∗Ts∗R∗C+8∗pow(R∗C, 2 ) )∗M+pow(D DCM RMS∗Ts+2∗R∗C, 2 ) ) )
. . .
/(2∗R∗C∗D DCM RMS∗Ts ) ;
wp2 = (2∗R∗C∗(M−1)−D DCM RMS∗Ts+sqr t (4∗pow(R∗C∗M,2)−(12∗D DCM RMS∗Ts∗R∗C+8∗pow(R∗C, 2 ) )∗M+pow(D DCM RMS∗Ts+2∗R∗C, 2 ) ) )
. . .
/(2∗R∗C∗D DCM RMS∗Ts ) ;
w dcm = w;
dcmgain1= pow(4 .00∗ V out re f , 2 . 0 0 ) ; //pow(4 .00∗ V out r e f ∗D DCM RMS∗Ts , 2 . 0 0 ) ;
// out [ 3 ] = dcmgain1 ;
dcmgain2=pow(2 .00∗R∗C∗V out r e f ∗w dcm , 2 . 0 0 ) ; / / pow(2 .00∗D DCM RMS∗Ts∗R∗C∗V out r e f ∗w dcm , 2 . 0 0 ) ;
// out [ 5 ] = dcmgain2 ;
dcmgain3=pow(L∗R∗C∗w dcm∗w dcm , 2 . 0 0 ) ; //pow(L∗D DCM RMS∗Ts∗R∗C∗w dcm∗w dcm , 2 . 0 0 ) ;
// out [ 6 ] = dcmgain3 ;
dcmgain4= pow(L∗C∗R∗wp1∗wp2 , 2 . 0 0 ) ; // pow( (L∗D DCM RMS∗Ts+2.00∗L∗R∗C∗(M−1.00))∗w dcm , 2 . 0 0 ) ; //pow( (L∗D DCM RMS∗Ts+2.00∗L∗R∗C∗(M−1.00))∗w dcm , 2 . 0 0 ) ;
// out [ 7 ] = dcmgain4 ;
dcmgain5= pow(L∗C∗R∗(wp1+wp2)∗w dcm , 2 . 0 ) ;
// out [ 9 ] = dcmgain5 ;
gain = 20.00∗ l og10 ( sq r t ( ( dcmgain1−dcmgain2 )/( dcmgain3+dcmgain4−dcmgain5 ) ) ) ;
// i f ( gain > 20 .0 ){ gain = 20 . 0 ;}
// i f ( gain < −20.0) { gain = −20.0;}
// gain = 20 ;
// DCM cro s s ove r f requency adjustment based on R and Vin .
// determined exper imenta l ly
i f (Vpeak < 400)
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{
i f ( (R < 750) ){ o f f s e t = −3;}
e l s e i f ( (R >= 750)&&(R <= 1000) ){ o f f s e t = 0 ; }
e l s e i f ( R > 1000 ) { o f f s e t = 7 ; }
}
e l s e
{
i f (R<=200){ o f f s e t = −3;}
e l s e i f ( (R>200)&&(R<=450)) { o f f s e t = −7;}
e l s e i f (R>450) { o f f s e t =−4;}
}
wz = min(wp2∗3 .16 ,w dcm/10 . 0 ) ;
k i 1 = pow(w dcm , 2 . 0 0 ) ;
k i 2 = pow(10.00 ,−( gain+o f f s e t ) / 2 0 . 0 0 ) ;
k i 3 = pow(wz , 2 . 0 0 ) ;
k i = sq r t ( k i 2 ∗ k i 2 /(1/pow(w,2)+1/pow(wz ,2)+2/(w∗wz ) ) ) ;
i f ( k i > 10000 .0) { k i = 10000 .0 ;}
i f ( k i < −10000.0) { k i = −10000.0;}
kp = ki /(wz ) ;
// out [ 2 ] = k i ;
i f (wz <= 0 .0 ) wz = 0 . 0 01 ;
kp = ki /wz ;
// out [ 4 ] = kp ;
// i f ( kp > 1) kp = 1 ;
// i f ( kp < −1) kp = −1;
mode =0;
// Adjust cur rent sample to DCM average value . We ju s t sampled the 1/2 peak cur rent value .
// by changing the sampling s i g n a l 180 out o f phase
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// inner cur rent loop c a l c u l a t i o n //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
i e r r = I i n r e f −iL Average DCM ;
// D i g i t a l PI c o n t r o l l e r d i s c r e t e time d i f f e r e n c e equation ,
// y [ k ] = a∗x [ k ] + b∗x [ k−1] + y [ k−1]
i e r r P I = (2∗kp+Ts∗ k i )/2∗( i e r r ) + (Ts∗ki−2∗kp )/2∗( i e r r p r e v ) + i e r r P I p r e v ;
// IN DCM, we only want to update the duty r a t i o on a 50 count .
duty = i e r r P I ∗50;
duty= duty+D DCM FF∗50;
// duty = 50−duty ;
// Limiter
i f ( duty > 50){ duty = 50;}
i f ( duty < 0 ){ duty = 0 ;}
}
i L pk p r ed i c t i on = I g r i d+duty prev /50∗Ts∗Vgrid /(2∗L ) ;
d i s c h p r e d i c t i o n = iL pk p r ed i c t i on + (2−duty prev/50−duty /50)∗( Vgrid−Vout )∗Ts/(2∗L ) ;
// out [ 1 1 ] = iL pk p r ed i c t i on ;
// out [ 1 2 ] = d i s c h p r e d i c t i o n ;
i f ( i L pk p r ed i c t i on >= 0) iL pk s i gn = 1 ;
e l s e iL pk s i gn = −1;
i f ( d i s c h p r e d i c t i o n >= 0) d i s c h s i g n = 1 ;
e l s e d i s c h s i g n = −1;
i f ( ( iL pk s i gn == d i s c h s i g n ) | | ( abs ( iL pk s i gn ) == (1− d i s c h s i g n ) ) )
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{
CCM Flag = 1 ;
}
e l s e
{
CCM Flag = 0 ;
}
// Pass to past va lues . . .
sample cnt = 0 ;
duty prev = duty ;
i e r r p r e v = i e r r ;
i e r r P I p r e v = i e r r P I ;
v e r r 2p r ev = v e r r p r e v ;
v e r r p r e v = v e r r ;
v err TYPEII 2prev = v err TYPEII prev ;
v err TYPEII prev = v err TYPEII ;
Vgr id 2prev = Vgrid prev ;
Vgr id prev = Vgrid ;
Vout prev = Vout ;
Iout prev = Iout ;
prevmode = mode ;
k i p r ev = ki ;
}
}
}
// updown counting PWM to e l im ina t e in samples
i f ( pwm count < 50 && upcount ) { pwm count++; }
e l s e i f ( pwm count>0 && ! upcount ) { pwm count−−; }
e l s e i f ( ! upcount && pwm count == 0){ upcount = 1 ; pwm count++; }
e l s e { upcount = 0 ; pwm count−−; }
sample cnt = pwm count ;
i f ( duty >= pwm count ) { out [ 8 ] = 1 ; }
e l s e out [ 8 ] = 0 ;
out [ 1 3 ] = pwm count ;
out [ 1 0 ] = CCM Flag ;
out [ 1 4 ] = duty ;
86
10.2 PSIM Schematics
App. B-1 Smart home configuration in PSIM
App. B-2 Enlarged shot of PFC boost converter in PSIM
App. B-3 Enlarged shot of rectifier load in PSIM
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App. B-4 Enlarged shot of linear load in PSIM
App. B-5 Enlarged shot of PV inverter in PSIM
10.3 DSP Code
//###########################################################################
// Desc r ip t i on :
// ! \addtogroup f 2833x examp l e l i s t
// ! <h1>ePWM Timer In t e r rupt ( epwm timer interrupts )</h1>
// !
// ! This example c on f i gu r e s the ePWM Timers and increments a counter each
// ! time an in t e r rup t i s taken . \n
// ! In t h i s example :
// ! − Al l ePWM’ s are i n i t i a l i z e d .
// ! − Al l t imers have the same per iod .
// ! − The t imers are s t a r t ed sync ’ ed .
// ! − An in t e r rup t i s taken on a zero event f o r each ePWM timer .
// ! − ePWM1: takes an i n t e r rup t every event .
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// ! − ePWM2: takes an i n t e r rup t every 2nd event .
// ! − ePWM3: takes an i n t e r rup t every 3 rd event .
// ! − ePWM4−ePWM6: takes an i n t e r rup t every event .
// !
// ! Thus the In t e r rupt count f o r ePWM1, ePWM4, ePWM5, and ePWM6 should be
// ! equal . The i n t e r rup t count f o r ePWM2 should be about ha l f that o f ePWM1
// ! and the i n t e r rup t count f o r ePWM3 should be about 1/3 that o f ePWM1.
// !
// ! \b Watch \b Var iab l e s \n
// ! − EPwm1TimerIntCount
// ! − EPwm2TimerIntCount
// ! − EPwm3TimerIntCount
// ! − EPwm4TimerIntCount
// ! − EPwm5TimerIntCount
// ! − EPwm6TimerIntCount
//
//
//###########################################################################
// $TI Release : F2833x/F2823x Header F i l e s and Per iphe ra l Examples V140 $
// $Release Date : March 4 , 2015 $
// $Copyright : Copyright (C) 2007−2015 Texas Instruments Incorporated −
// http ://www. t i . com/ ALL RIGHTS RESERVED $
//###########################################################################
#inc lude ”DSP28x Project . h” // Device Heade r f i l e and Examples Inc lude F i l e
#inc lude <math . h>
#inc lude <s t d i o . h>
#inc lude <s t d l i b . h>
// These are de f ined by the l i n k e r ( see F28335 . cmd)
extern Uint16 RamfuncsLoadStart ;
extern Uint16 RamfuncsLoadEnd ;
extern Uint16 RamfuncsRunStart ;
extern Uint16 RamfuncsLoadSize ;
// Conf igure which ePWM timer i n t e r r up t s are enabled at the PIE l e v e l :
// 1 = enabled , 0 = d i sab l ed
#de f i n e PWM1 INT ENABLE 1
#de f i n e PWM2 INT ENABLE 1
#de f i n e ADC usDELAY 5000L
// Conf igure the per iod f o r each timer ( f sw=10kHz)
#de f i n e PWM1 TIMER TBPRD 7500
#de f i n e PWM2 TIMER TBPRD 7500
#de f i n e HALFPRD 7500
// Prototype statements f o r f unc t i on s found within t h i s f i l e .
i n t e r r u p t void epwm3 timer isr ( void ) ;
i n t e r r u p t void epwm2 timer isr ( void ) ;
void InitAdc ( void ) ;
void ADC CLK config ( void ) ;
void SPI CONFIG( void ) ;
void SPI TRANSMIT( in t ) ;
void InitEPwmTimer ( void ) ;
void InitEPwm3Gpio ( void ) ;
// Global v a r i a b l e s used in t h i s example
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Uint32 EPwm1TimerIntCount ;
Uint32 EPwm2TimerIntCount ;
i n t V GRID DIG = 0 ;
i n t I IN DIG = 0 ;
i n t V OUT DIG = 0 ;
i n t I OUT DIG = 0 ;
i n t V perturb DIG = 0 ;
double V GRID AN = 0 ;
double I IN AN = 0 ;
double V OUT AN = 0 ;
#de f i n e FALSE 0
#de f i n e TRUE 1
double SPItempvar = 0 . 0 ;
// SPI
i n t WriteToSPI = 0 ;
i n t SPI MUX = 3 ; // wr i t e to k i by de f au l t
double ipeak = 0 ;
double I s c a l e = 10 . 0 0 ;
// I /O
double Vgrid = 0 . 0 0 ;
double I g r i d = 0 . 0 0 ;
double Vout = 0 . 0 0 ;
double Iout = 0 . 0 0 ;
double Vgrid Abs = 0 . 0 0 ;
// System Parameters
double C = 0 . 0 01 ;
double L = 0 . 0 02 ;
double R = 500 ; // 75 , 150 , 300
// CONSTANT DEFINITIONS
const double Ts = 0 .00001 ; // Sampling per iod
const double Fsw = 10000; // Switching per iod
// Q LOOP CONTROL VARS
double Q FB = 0 . 0 ;
double Q ANGLE = 0 . 0 ;
double Q ERR = 0 . 0 ;
double Q ERR PREV = 0 . 0 ;
double Q ERR PI = 0 . 0 ;
double Q ERR PI PREV = 0 . 0 ;
double kp Q = 0 . 0 07 ;
double ki Q = 10 ;
double Q REF = 0 . 0 ;
// Program Flow Control Flags & Counters
i n t PHASE IS LOCKED = FALSE;
i n t CCM Flag = 1 ;
i n t PLLSUT = 0 ;
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long long in t SUT = 500000;
long in t RMode = 50000;
long in t StartUpTime = 0 ;
i n t sample cnt = 0 ;
i n t pwm count = 0 ;
i n t upcount = 1 ;
// Conduction mode p r ed i c t i on .
i n t iL pk s i gn = 0 ;
i n t d i s c h s i g n = 0 ;
double i L pk p r ed i c t i on = 0 . 0 0 ;
double d i s c h p r e d i c t i o n = 0 . 0 0 ;
// Harmonic cur rent compensation va r i a b l e s .
double i h n r e f = 0 . 0 0 ;
i n t ihn cmp = 0 ;
// Control loop va r i a b l e s . . .
double w = 0 ;
double wc vi = 100 ; // 100 rad/ s outer loop c ro s s ove r f requency
double A0 = 0 ; // Gain o f f s e t f o r Type I I Cont ro l l e r
double v e r r 2p r ev = 0 ;
double v err TYPEII 2prev = 0 ;
double v err TYPEII prev = 0 ;
double v err TYPEII = 0 ;
double iL Average DCM = 0 . 0 0 ;
double DCM gain = −19.00;
double D DCM FF = 0 . 0 0 ;
double M = 0 . 0 0 ; // Conversion r a t i o f o r DCM ca l c u l a t i o n s
double wp1 = 0 . 0 0 ; // low frequency DCM pole
double wp2 = 0 . 0 0 ; // high frequency DCM pole
double temp3 = 0 ;
double Vg Sign = 1 . 0 ;
double tempvarDCM = 0;
double w dcm ;
double dcmgain1 = 0 ;
double dcmgain2 = 0 ;
double dcmgain3 = 0 ;
double dcmgain4 = 0 ;
double dcmgain5 = 0 ;
double k i 1 ;
double k i 2 ;
double k i 3 ;
// double complex HMAG = 0.00000 ;
double D Test = 0 . 0000 ; // Feedforward duty r a t i o
double D RMS = 0 . 0 0 ;
double wz = 0 . 0 0 ; // zero f requency − cur rent loop
double wr = 0 . 0 0 ; // resonant f requency
double k i = 0 . 0 0 ;
double kp = 0 . 0 0 ;
double temp vi = 0 . 0 0 ;
double k i v i = 0 . 0 0 ;
double kp v i = 0 . 0 0 ;
double Vou t f i l t e r = 0 . 0 0 ;
double v e r r = 0 . 0 0 ;
double v e r r p r e v = 0 . 0 ;
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double v e r r P I = 0 . 0 0 ;
double v e r r P I p r ev = 0 . 0 ;
double I i n r e f = 0 . 0 0 ;
double i e r r = 0 . 0 0 ;
double i e r r p r e v = 0 . 0 ;
double i e r r P I = 0 . 0 0 ;
double i e r r P I p r e v = 0 ;
double duty = 0 . 0 0 ;
double gain = 29 . 0 ;
double Iout prev = 0 . 0 0 ;
double Vout prev = 0 . 0 0 ;
i n t h y s t e r e s i s c o un t e r = 0 ;
i n t CCM Flag prev = 0 ;
// Used in the k i gain c a l c u l a t i o n s i n c e the cur rent loop c ro s s ove r f requency i s always the same
double temp2 = 0 ;
double tempvar = 0 . 0 0 ;
double wp vi = 0 ;
double w v i c = 100 ; // vo l tage loop c ro s s ove r f requency
double g a i n v i = 0 . 0 0 ; // outer loop gain
double wz vi = 7620 . 00 ; // outer loop PI zero f requency
// DCM
double v err DCM = 0 . 0 0 ;
double v err prev DCM = 0 . 0 0 ;
double v err PI DCM = 0 . 0 0 ;
double v err PI prev DCM = 0 . 0 0 ;
double kp vi DCM = 0 . 001 ;
double ki vi DCM = 0 . 0 4 ;
// Perturbat ion t e s t
double perturb = 0 . 0 0 ;
// Reference vo l tage
double Vref = 400 . 00 ;
double Vpeak = 325 . 00 ;
// Outer loop va r i a b l e s
double COEFF1, COEFF2, COEFF3, COEFF4, COEFF5;
// Load step
in t step = 0 ;
void main ( void )
{
// Copy time c r i t i c a l code and Flash setup code to RAM
// This i n c l ude s the f o l l ow ing ISR func t i on s : epwm1 timer isr ( ) , epwm2 timer isr ( )
// epwm3 timer isr and and In i tF l a sh ( ) ;
// The RamfuncsLoadStart , RamfuncsLoadEnd , and RamfuncsRunStart
// symbols are c reated by the l i n k e r . Refer to the F28335 . cmd f i l e .
memcpy(&RamfuncsRunStart , &RamfuncsLoadStart , ( Uint32)&RamfuncsLoadSize ) ;
// Cal l Flash I n i t i a l i z a t i o n to setup f l a s h wa i t s t a t e s
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// This func t i on must r e s i d e in RAM
In i tF l a sh ( ) ;
temp2 = (−1.00∗ gain / 20 . 0 0 ) ;
tempvar = pow(10 . 00 , temp2 ) ;
i e r r P I p r e v = i e r r P I ;
tempvarDCM = pow(10 . 00 , temp3 ) ;
temp3 = (−1.00∗DCM gain /20 . 0 0 ) ;
w = Fsw∗2∗3 .14/6 ;
// Step 1 . I n i t i a l i z e System Control :
// PLL, WatchDog , enable Per iphe ra l Clocks
// This example func t i on i s found in the DSP2833x SysCtrl . c f i l e .
I n i t Sy sCt r l ( ) ;
// Step 2 . I n i t i a l i z e GPIO:
// This example func t i on i s found in the DSP2833x Gpio . c f i l e and
// i l l u s t r a t e s how to s e t the GPIO to i t ’ s d e f au l t s t a t e .
// In i tGpio ( ) ; // Skipped f o r t h i s example
// Step 3 . Clear a l l i n t e r r up t s and i n i t i a l i z e PIE vector tab l e :
// Disab le CPU in t e r r up t s
DINT;
// I n i t i a l i z e the PIE con t r o l r e g i s t e r s to t h e i r d e f au l t s t a t e .
// The de f au l t s t a t e i s a l l PIE i n t e r r up t s d i s ab l ed and f l a g s
// are c l e a r ed .
// This func t i on i s found in the DSP2833x PieCtrl . c f i l e .
I n i tP i eC t r l ( ) ;
// Disab le CPU in t e r r up t s and c l e a r a l l CPU in t e r rup t f l a g s :
IER = 0x0000 ;
IFR = 0x0000 ;
// I n i t i a l i z e the PIE vector tab l e with po in t e r s to the s h e l l I n t e r rupt
// Se rv i c e Routines ( ISR ) .
// This w i l l populate the e n t i r e table , even i f the i n t e r rup t
// i s not used in t h i s example . This i s u s e f u l f o r debug purposes .
// The s h e l l ISR rou t i n e s are found in DSP2833x DefaultIsr . c .
// This func t i on i s found in DSP2833x PieVect . c .
In i tP ieVectTable ( ) ;
//InitEPwm1Gpio ( ) ;
InitEPwm3Gpio ( ) ;
// In t e r rup t s that are used in t h i s example are re−mapped to
// ISR func t i on s found within t h i s f i l e .
EALLOW; // This i s needed to wr i t e to EALLOW protec ted r e g i s t e r s
PieVectTable .EPWM3 INT = &epwm3 timer isr ;
PieVectTable .EPWM2 INT = &epwm2 timer isr ;
EDIS ; // This i s needed to d i s ab l e wr i t e to EALLOW protec ted r e g i s t e r s
// Step 4 . I n i t i a l i z e a l l the Device Pe r i phe ra l s :
// This func t i on i s found in DSP2833x In i tPer iphera l s . c
// I n i tP e r i p h e r a l s ( ) ; // Not r equ i r ed f o r t h i s example
InitEPwmTimer ( ) ; // For t h i s example , only i n i t i a l i z e the ePWM Timers
InitAdc ( ) ;
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// Step 5 . User s p e c i f i c code , enable i n t e r r up t s :
// I n i t i a l i z e counters :
EPwm1TimerIntCount = 0 ;
EPwm2TimerIntCount = 0 ;
// Enable CPU INT3 which i s connected to EPWM1−6 INT :
IER |= M INT3 ;
// Enable EPWM INTn in the PIE : Group 3 in t e r rup t 1−6
// PieCtr lRegs . PIEIER3 . b i t . INTx1 = PWM1 INT ENABLE;
// PieCtr lRegs . PIEIER3 . b i t . INTx2 = PWM2 INT ENABLE;
PieCtr lRegs . PIEIER3 . b i t . INTx3 = 1 ;
PieCtr lRegs . PIEIER3 . b i t . INTx2 = 1 ;
// Enable g l oba l I n t e r rup t s and higher p r i o r i t y rea l−time debug events :
EINT ; // Enable Global i n t e r rup t INTM
ERTM; // Enable Global r ea l t ime i n t e r rup t DBGM
EALLOW;
GpioCtrlRegs .GPADIR. b i t .GPIO0 = 1 ; // Set EPWM1A (GPIO0) as output .
GpioCtrlRegs .GPADIR. b i t .GPIO30 = 1 ; // Min In t e r rupt Ind
GpioCtrlRegs .GPADIR. b i t .GPIO31 = 1 ; // Min In t e r rupt Ind
GpioCtrlRegs .GPBDIR. b i t .GPIO32 = 1 ; // Min In t e r rupt Ind
GpioCtrlRegs .GPADIR. b i t .GPIO1 = 1 ;
GpioCtrlRegs .GPBDIR. b i t .GPIO34 = 1 ; // Max In t e r rupt Ind
GpioCtrlRegs .GPADIR. b i t .GPIO2 = 1 ;
GpioCtrlRegs .GPADIR. b i t .GPIO5 = 1 ;
EDIS ;
SPI CONFIG ( ) ;
// I n i t i a l i z e to r e c t i f i e r mode
EPwm3Regs .CMPB = 0 ;
EPwm2Regs .CMPA. ha l f .CMPA = 0 ;
//GpioDataRegs .GPBTOGGLE. b i t .GPIO34 = 1 ;
wz vi = 2/(R∗C)∗ 3 . 1 6 ;
wp vi = 250 ;
COEFF1 = (2 .0∗Ts+wz vi∗pow(Ts , 2 . 0 ) ) / ( 4 . 0+ wp vi ∗2.0∗Ts ) ;
COEFF2 = ( wz vi ∗2.0∗pow(Ts , 2 . 0 ) ) / ( 4 . 0+ wp vi ∗2.0∗Ts ) ;
COEFF3 = ( wz vi∗pow(Ts ,2 .0) −2 .0∗Ts)/(4.0+ wp vi ∗2.0∗Ts ) ;
COEFF4 = (8)/(4+wp vi ∗2.0∗Ts ) ;
COEFF5 = ( wp vi ∗2.0∗Ts−4.0)/(4.0+wp vi ∗2.0∗Ts ) ;
// f o r DAC output
ipeak = 1 .414∗ ( ( Vref∗Vref /R)/(0 .707∗Vpeak ) ) ;
whi le (1 )
{
// i f (CCM Flag) GpioDataRegs .GPASET. b i t .GPIO30 = 1 ;
// e l s e GpioDataRegs .GPACLEAR. b i t .GPIO30 = 1 ;
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i f (WriteToSPI )
{
switch (SPI MUX)
{
case 0 : // Write Recorded Vgrid to SPI
SPItempvar = ( in t ) (4096∗ ( ( Vgrid /340 . 00+1 . 5 ) /3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
case 1 : // Write Recorded I g r i d to SPI ( Should use Peak cur rent r e f e r e n c e to normal ize value . . . )
SPItempvar = ( in t ) (4096∗ ( ( I g r i d / ipeak ) / 3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
case 2 : // Write I r e f e r e n c e to SPI ( should use peak cur rent r e f e r e n c e to normal ize value . . . )
SPItempvar = ( in t ) (4096∗ ( ( I i n r e f / ipeak ) / 3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
case 3 : // wr i t e c a l cu l a t ed k i value to SPI (max expected value i s ˜150)
SPItempvar = ( in t ) (4096∗ ( ( k i / 1 5 0 . 0 ) / 3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
case 4 : // Write normal ized abso lu te value o f g r id vo l t g e to SPI
SPItempvar = ( in t ) (4096∗ ( ( Vgrid Abs ) / 3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
case 5 :
SPItempvar = ( in t ) (4096∗ ( ( i L pk p r ed i c t i on / ipeak ) / 3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
case 6 :
SPItempvar = ( in t ) (4096∗ ( ( d i s c h p r e d i c t i o n / ipeak ) / 3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
case 7 :
SPItempvar = ( in t ) (4096∗ ( ( duty/HALFPRD) / 3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
case 8 :
SPItempvar = ( in t ) (4096∗ ( (D DCM FF) / 3 . 0 ) ) ;
SPI TRANSMIT( SPItempvar ) ;
break ;
}
}
}
}
void InitEPwm3Gpio ( void )
{
// Basic c on f i g u r a t i on s .
EPwm3Regs .TBPRD = PWM1 TIMER TBPRD; // 5kHz . 5uS SYSCLK Presca l ed to −> 2 .667 ∗ 10ˆ−7 sec / c lk . 1/5kHz ∗ 2.6667∗10ˆ7 ˜= 375∗2
EPwm3Regs .CMPB = PWM1 TIMER TBPRD/2 ; // I n i t i a l i z e to 50% Duty . ( bu f f e r i s i n v e r t i n g )
EPwm3Regs .TBPHS. a l l = 0 ; // Set Phase r e g i s t e r to zero
EPwm3Regs .TBCTR = 0 ; // Clear TB counter .
// Conf igure Time−Base Control Reg i s t e r .
EPwm3Regs .TBCTL. b i t .CTRMODE = TBCOUNTUPDOWN; // Timer Counter Count UP Mode .
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EPwm3Regs .TBCTL. b i t .PHSEN = TB DISABLE ; // Phase load ing d i sab l ed .
EPwm3Regs .TBCTL. b i t .PRDLD = TBSHADOW; // Period Reg i s t e r (TBPRD) i s loded from i t s shadow r e g i s t e r when TBCTR = 0
EPwm3Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Disab le EPWMxSYNCO Signa l
EPwm3Regs .TBCTL. b i t .CLKDIV = 0 ; // TBCLK = SYSCLKOUT / (HSPCLKDIV ∗ CLKDIV) − CLKDIV
EPwm3Regs .TBCTL. b i t .HSPCLKDIV = 0 ; // TBCLK = SYSCLKOUT / (HSPCLKDIV ∗ CLKDIV) − HSPDIV
// Conf igure Counter−Compare Control Reg i s t e r .
EPwm3Regs .CMPCTL. b i t .SHDWBMODE = CCSHADOW; // Shadow mode . Operates as a double bu f f e r . Al l wr i t e s v ia the CPU acce s s
EPwm3Regs .CMPCTL. b i t .LOADBMODE = CC CTR ZERO; // Load on CTR = Zero . Time−base counter equal to zero .
// Conf igure Action Qua l i f i e r Output A Control Reg i s t e r .
EPwm3Regs .AQCTLB. b i t .CBU = AQ CLEAR;
EPwm3Regs .AQCTLB. b i t .CBD = AQ SET;
// EPwm3Regs .AQCTLB. b i t .ZRO = AQ SET; // Action when counter equa l s zero − EPWM1A (GPIO0) SET.
EPwm3Regs .ETSEL. b i t . INTSEL = 2 ; // Enable EPWM3 INT on ZERO
EPwm3Regs .ETSEL. b i t . INTEN = PWM1 INT ENABLE; // Enable INT
EPwm3Regs .ETPS. b i t . INTPRD = ET 1ST ; // Generate INT on 1 s t event
//EPwm3Regs .ETSEL. b i t .SOCAEN |= 1; // SOCA t r i g g e r s ADC Convers ions
//EPwm3Regs .ETSEL. b i t .SOCASEL |= 1; // t r i g g e r occurs when counter = 0
//EPwm3Regs .ETPS. b i t .SOCAPRD |= 1;
EALLOW;
GpioCtrlRegs .GPAMUX1. b i t .GPIO4 = 0 ; // Conf igure GPIO4 as GPIO
GpioCtrlRegs .GPAMUX1. b i t .GPIO5 = 1 ; // Conf igure GPIO5 as EPWM3B
EDIS ;
}
void InitEPwmTimer ( )
{
EALLOW;
SysCtrlRegs .PCLKCR0. b i t .TBCLKSYNC = 0 ; // Stop a l l the TB c l o ck s
EDIS ;
// Setup Sync
EPwm2Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; // Pass through
// Allow each timer to be sync ’ ed
EPwm2Regs .TBCTL. b i t .PHSEN = TB DISABLE ;
EPwm2Regs .TBCTL. b i t .CLKDIV = 0x0 ; / / 2 ; // TBCLK = SYSCLKOUT / (HSPCLKDIV ∗ CLKDIV) − CLKDIV = 2 i s P. S . by 4
EPwm2Regs .TBCTL. b i t .HSPCLKDIV = 0x0 ; / / 5 ; // TBCLK = SYSCLKOUT / (HSPCLKDIV ∗ CLKDIV) − HSPDIV = 5 i s P. S . by 10
−> 2.6667 ∗ 10ˆ−7 sec / c lk t i c k
EPwm2Regs .TBPRD = PWM2 TIMER TBPRD;
EPwm2Regs .TBCTL. b i t .CTRMODE = TBCOUNTUPDOWN; // Count up
EPwm2Regs .ETSEL. b i t . INTSEL = 1 ; // Enable INT on PEAK
EPwm2Regs .ETSEL. b i t . INTEN = PWM2 INT ENABLE; // Enable INT
EPwm2Regs .ETPS. b i t . INTPRD = ET 1ST ; // Generate INT on 1 s t event
// Conf igure Action Qua l i f i e r Output A Control Reg i s t e r .
EPwm2Regs .AQCTLA. b i t .CAU = AQ CLEAR;
96
EPwm2Regs .AQCTLA. b i t .CAD = AQ SET;
// EPwm2Regs .AQCTLA. b i t .ZRO = AQ SET; // Action when counter equa l s zero − EPWM1A (GPIO0) SET.
EALLOW;
SysCtrlRegs .PCLKCR0. b i t .TBCLKSYNC = 1 ; // Star t a l l the t imers synced
GpioCtrlRegs .GPAMUX1. b i t .GPIO0 = 0 ; // Conf igure GPIO0 as EPWM1A
GpioCtrlRegs .GPAMUX1. b i t .GPIO2 = 1 ; // Conf igure GPIO2 as EPWM2A
EDIS ;
}
void InitAdc ( void )
{
ADC CLK config ( ) ;
extern void DSP28x usDelay ( Uint32 Count ) ;
// ∗IMPORTANT∗
// The ADC cal funct ion , which cop i e s the ADC ca l i b r a t i o n va lues from TI re s e rved
// OTP into the ADCREFSEL and ADCOFFTRIM r e g i s t e r s , occurs automat i ca l l y in the
// Boot ROM. I f the boot ROM code i s bypassed during the debug process , the
// f o l l ow ing func t i on MUST be c a l l e d f o r the ADC to func t i on accord ing
// to s p e c i f i c a t i o n . The c l o ck s to the ADC MUST be enabled be f o r e c a l l i n g t h i s
// func t i on .
// See the dev i ce data manual and/ or the ADC Reference
// Manual f o r more in format ion .
EALLOW;
SysCtrlRegs .PCLKCR0. b i t .ADCENCLK = 1 ;
ADC cal ( ) ;
EDIS ;
// To powerup the ADC the ADCENCLK b i t should be s e t f i r s t to enable
// c locks , f o l l owed by powering up the bandgap , r e f e r e n c e c i r c u i t r y , and ADC core .
// Before the f i r s t conver s ion i s performed a 5ms delay must be observed
// a f t e r power up to g ive a l l analog c i r c u i t s time to power up and s e t t l e
// Please note that f o r the delay func t i on below to operate c o r r e c t l y the
// CPU RATE de f i n e statement in the DSP2833x Examples . h f i l e must
// conta in the c o r r e c t CPU c lock per iod in nanoseconds .
//AdcRegs .ADCTRL3. b i t .SMODE SEL = 0x1 ;
//AdcRegs .ADCTRL3. a l l = 0x00E0 ; // Power up bandgap/ r e f e r e n c e /ADC c i r c u i t s
//DELAY US(ADC usDELAY) ; // Delay be f o r e conver t ing ADC channe ls
//EPwm1Regs .ETPS. b i t .SOCACNT = 1 ;
//EPwm1Regs .ETCLR. b i t .SOCA = 1 ;
//AdcRegs .ADCTRL2. b i t .RST SEQ1 = 1 ; // Reset SEQ1
//AdcRegs .ADCST. b i t . INT SEQ1 CLR = 1 ;
// PieCtr lRegs .PIEACK. a l l = 0x1 ;
// PieCtr lRegs .ETCLR. b i t . INT = 1 ; //need to c l e a r i n t e r rup t f l a g
//AdcRegs .ADCMAXCONV. a l l = 0x0000 ; // Table 2−5, Page 39 . 1 Conversion
//AdcRegs .ADCCHSELSEQ1. b i t .CONV00 = 0x3 ; //0x4 , Setup conv from ADCINA0
//AdcRegs .ADCTRL2. b i t .EPWM SOCA SEQ1 = 1 ; // Enable SOCA from ePWM to s t a r t SEQ1
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AdcRegs .ADCTRL3. b i t .SMODE SEL = 0x0 ;
AdcRegs .ADCTRL3. a l l |= 0x00E0 ;
AdcRegs .ADCMAXCONV. a l l = 2 ; / /4 ;
AdcRegs .ADCCHSELSEQ1. b i t .CONV00 = 0 ; //A0 = Vgrid
AdcRegs .ADCCHSELSEQ1. b i t .CONV01 = 8 ; //B0 = I i n
AdcRegs .ADCCHSELSEQ1. b i t .CONV02 = 1 ; //A1 = Vout
// AdcRegs .ADCCHSELSEQ1. b i t .CONV03 = 9 ; //B1 = Iout
//AdcRegs .ADCCHSELSEQ2. b i t .CONV04 = 2 ; //A2 = Vperturb
DELAY US(ADC usDELAY) ; // Delay be f o r e conver t ing ADC channe ls
AdcRegs .ADCTRL2. b i t .RST SEQ1 = 1 ;
AdcRegs .ADCTRL2. b i t .RST SEQ2 = 1 ;
}
void ADC CLK config ( void ){
EALLOW;
#i f (CPU FRQ 150MHZ) // Defau l t − 150 MHz SYSCLKOUT
#de f i n e ADCMODCLK 0x3 // HSPCLK = SYSCLKOUT/2∗ADCMODCLK2 = 150/(2∗3) = 25 .0 MHz
#end i f
SysCtrlRegs .HISPCP . a l l = ADCMODCLK;
EDIS ;
}
double min ( double a , double b){
i f ( a<b) return a ;
e l s e re turn b ;
}
// In t e r rupt r ou t i n e s uses in t h i s example :
i n t e r r u p t void epwm3 timer isr ( void ) // MIN VALUE − Used f o r DCM Cont ro l l e r
{
EPwm1TimerIntCount++;
// Sample count i s 0 and we are in DCM
// Forcing the c o n t r o l l e r to use CCM on star tup . . .
i f ( ! CCM Flag&&!(StartUpTime<SUT))
{
WriteToSPI = 1 ;
i n t i =0;
AdcRegs .ADCTRL2. b i t . SOC SEQ1 = 0x1 ; // s t a r t conve r t s i on
f o r ( i =0; i <40; i++){}
AdcRegs .ADCTRL2. b i t . SOC SEQ2 = 0x1 ; // s t a r t conve r t s i on
V GRID DIG = AdcRegs .ADCRESULT0>>4; // Vgrid
I IN DIG = AdcRegs .ADCRESULT1>>4; // I i n
V OUT DIG = AdcRegs .ADCRESULT2>>4; // Vout
// I OUT DIG = AdcRegs .ADCRESULT3>>4; // Iout
// V perturb DIG = AdcRegs .ADCRESULT4>>4; // Vperturb
AdcRegs .ADCTRL2. b i t .RST SEQ1 = 1 ; // Reset SEQ1
AdcRegs .ADCTRL2. b i t .RST SEQ2 = 1 ; // Reset SEQ1
// Find analog vo l tage / cur rent va lues .
V GRID AN = 3.0∗ (V GRID DIG)/4096 . 00 ;
I IN AN = (3 . 00 ∗ I IN DIG )/4096 . 00 ;
V OUT AN = (3 .00 ∗ V OUT DIG)/4096 . 00 ;
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// Reverse s c a l i n g
Vgrid = ( (V GRID AN−1 .5 ) )∗20 .00/3 .00∗340 .00/10 .00 ;
I g r i d = fabs (−1.00∗( I IN AN −1.5)∗20.00/3.00∗ I s c a l e / 1 0 . 0 0 ) ; // 75 ohm = 15A sca l i ng , 150ohm = 15A sca l i ng , 300 ohm = 10A s c a l i n g
Vout = −1.00∗(V OUT AN−1 .5 )∗20 .00/3 .00∗500 .00/10 .00 ;
Vgrid Abs = fabs ( Vgrid )/Vpeak ;
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// Outer vo l tage loop c a l c u l a t i o n //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// D i g i t a l PI f o r outer vo l tage loop .
v e r r = Vref − Vout ;
// D i g i t a l PI c o n t r o l l e r d i s c r e t e time d i f f e r e n c e equation ,
v err TYPEII = COEFF1∗ v e r r+COEFF2∗ v e r r p r e v+COEFF3∗ v e r r 2p r ev+COEFF4∗v err TYPEII prev+COEFF5∗v err TYPEII 2prev ;
I i n r e f = v err TYPEII∗Vgrid Abs ;
// Harmonic Current Compensation
i f ( ! ( StartUpTime < SUT))
{ GpioDataRegs .GPBSET. b i t .GPIO32 = 1 ;
i f ( Vgrid Abs <= 0.0000) Vgrid Abs = 0 . 0 01 ;
// BEGIN DCM − Inner cur rent loop
// Apply a Correct ion to the sampled cur rent to f i nd the average cur rent value in DCM. . .
iL Average DCM = duty/PWM2 TIMER TBPRD∗ I g r i d +(2∗L∗ I g r i d ∗ I g r i d )/(Ts∗(Vout−Vpeak∗Vgrid Abs ) ) ;
// Express ion to inc lude swi tch ing t r a n s i t i o n time −
// iL Average DCM = 0.5∗ ( duty/PWM2 TIMER TBPRD+(L/(Vout−Vgrid Abs ∗325))∗(2∗ I g r i d+Vgrid Abs ∗325∗0.0000001/L)/(Ts ))∗ (2∗ I g r i d+Vgrid Abs ∗325∗0.0000001/L) ;
D DCM FF = sqr t (2∗L∗ I i n r e f ∗(Vout−Vgrid Abs∗Vpeak ) )/ sq r t (Vout∗( Vgrid Abs∗Vpeak)∗Ts ) ;
i f (D DCM FF>=1.0) D DCM FF = 0 . 9 9 ;
i f (D DCM FF<=0.0) D DCM FF = 0 . 0 01 ;
// Ca lcu la te approximate conver s ion ra t i o , M
M = Vout /(0 .707∗Vpeak ) ;
// Ca lcu la te the high frequency pole , wp1 , in order to cance l i t with the compensator ’ s zero
// The low frequency pole , wp2 i s cance l ed by the low frequency zero o f the TF
//wp1 = (2∗R∗C∗(M−1)−D DCM FF∗Ts−sq r t (4∗pow(R∗C∗M,2)−(12∗D DCM FF∗Ts∗R∗C+8∗pow(R∗C, 2 ) )∗M+pow(D DCM FF∗Ts+2∗R∗C, 2 ) ) ) / ( 2∗R∗C∗D DCM FF∗Ts ) ;
wp2 = (2∗R∗C∗(M−1)−D DCM FF∗Ts+sqr t (4∗pow(R∗C∗M,2)−(12∗D DCM FF∗Ts∗R∗C+8∗pow(R∗C, 2 ) )∗M+pow(D DCM FF∗Ts+2∗R∗C, 2 ) ) ) / ( 2∗R∗C∗D DCM FF∗Ts ) ;
// wp2 = 200000;
w dcm = w;
dcmgain1=pow(4 .00∗Vout∗D DCM FF∗Ts , 2 . 0 0 ) ;
dcmgain2=pow(2 .00∗D DCM FF∗Ts∗R∗C∗Vout∗w dcm , 2 . 0 0 ) ;
dcmgain3=pow(L∗D DCM FF∗Ts∗R∗C∗w dcm∗w dcm , 2 . 0 0 ) ;
dcmgain4=pow( (L∗D DCM FF∗Ts+2.00∗L∗R∗C∗(M−1.00))∗w dcm , 2 . 0 0 ) ;
dcmgain5=pow(4 .00∗M−2 .00 , 2 . 00 ) ;
gain = 20.00∗ l og10 ( sq r t ( ( dcmgain1−dcmgain2 )/( dcmgain3−dcmgain4+dcmgain5 ) ) ) ;
// i f ( gain > 25 .0 ){ gain = 25 . 0 ;}
// e l s e i f ( gain < −25.0) { gain = −25.0;}
// gain = −15.00;
wz = min(wp2/10 .00 ,w dcm/10 . 0 ) ;
k i 1 = pow(w dcm , 2 . 0 0 ) ;
k i 2 = pow(10.00 ,−( gain +15 .00)/20 .00 ) ; // Want to f o r c e fsw to be −15dB
k i 3 = pow(wz , 2 . 0 0 ) ;
k i = sq r t ((−1.00∗ k i 1 ∗ k i 2 ∗ k i 2 )/(1− k i 1 / k i 3 ) ) ;
i f (wz <= 0 .0 ) wz = 0 . 0 01 ;
kp = ki /wz ;
i f ( kp > 0 . 1 ) kp = 0 . 1 ;
i f ( kp < −0.1) kp = −0.1;
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// k i = 100 ;
// kp = 0 . 0 3 ;
// Adjust cur rent sample to DCM average value . We ju s t sampled the 1/2 peak cur rent value .
// by changing the sampling s i g n a l 180 out o f phase
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// inner cur rent loop c a l c u l a t i o n //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
i e r r = I i n r e f −iL Average DCM ;
// D i g i t a l PI c o n t r o l l e r d i s c r e t e time d i f f e r e n c e equation ,
// y [ k ] = kp∗x [ k ] + k i ∗x [ k−1] + y [ k−1]
i e r r P I = (2∗kp+Ts∗ k i )/2∗( i e r r ) + (Ts∗ki−2∗kp )/2∗( i e r r p r e v ) + i e r r P I p r e v ;
// i f ( i e r r P I < 0 . 0 ) i e r r P I = 0 . 0 ;
// i f ( i e r r P I > 1 . 0 ) i e r r P I = 1 . 0 ;
i L pk p r ed i c t i on = 2∗ I g r i d ; // in DCM sampling , the sampled cur rent i s 1/2 the peak current . .
d i s c h p r e d i c t i o n = iL pk p r ed i c t i on + ( Vgrid Abs∗Vpeak−Vout )/L∗(1−duty/PWM2 TIMER TBPRD)∗Ts ;
// Find s i gnedne s s o f peak and min p r ed i c t i o n s
i f ( i L pk p r ed i c t i on >= 0.06 ) iL pk s i gn = 1 ; // ADC BIAS
e l s e iL pk s i gn = −1;
i f ( d i s c h p r e d i c t i o n >= 0.06 ) d i s c h s i g n = 1 ;
e l s e d i s c h s i g n = −1;
// i f (CCM Flag != CCM Flag prev ) { hy s t e r e s i s c o un t e r++; }
// i f ( hy s t e r e s i s c oun t e r <2)
//{
i f ( ( iL pk s i gn == d i s c h s i g n ) | | ( abs ( iL pk s i gn ) == (1− d i s c h s i g n ) ) ) { CCM Flag = 1 ; }
e l s e { CCM Flag = 0;}
//}
// e l s e { hy s t e r e s i s c o un t e r = 0 ; CCM Flag prev = CCM Flag ; }
GpioDataRegs .GPBCLEAR. b i t .GPIO32 = 1 ;
}
}
// Clear INT f l a g f o r t h i s t imer
EPwm3Regs .ETCLR. b i t . INT = 1 ;
// Acknowledge t h i s i n t e r rup t to r e c e i v e more i n t e r r up t s from group 3
PieCtr lRegs .PIEACK. a l l = PIEACK GROUP3;
}
i n t e r r u p t void epwm2 timer isr ( void ) //PEAK − Used f o r CCM Control and Duty Cycle Updates
{
EPwm2TimerIntCount++;
i f ( StartUpTime < SUT ) { StartUpTime++; CCM Flag = 1 ; }
// CCM Flag = 1 ;
i f (CCM Flag == 1 | | StartUpTime < SUT )
{
WriteToSPI = 1 ;
// CALL ADC SAMPLES HERE
in t i =0;
AdcRegs .ADCTRL2. b i t . SOC SEQ1 = 0x1 ; // s t a r t conve r t s i on
f o r ( i =0; i <40; i++){} // Wait f o r 20 c l ock c y c l e s . . .
AdcRegs .ADCTRL2. b i t . SOC SEQ2 = 0x1 ; // s t a r t conve r t s i on
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V GRID DIG = AdcRegs .ADCRESULT0>>4; // Vgrid
I IN DIG = AdcRegs .ADCRESULT1>>4; // I i n
V OUT DIG = AdcRegs .ADCRESULT2>>4; // Vout
AdcRegs .ADCTRL2. b i t .RST SEQ1 = 1 ; // Reset SEQ1
AdcRegs .ADCTRL2. b i t .RST SEQ2 = 1 ; // Reset SEQ1
// Find analog vo l tage / cur rent va lues .
V GRID AN = 3.0∗ (V GRID DIG)/4096 . 00 ;
I IN AN = (3 . 00 ∗ I IN DIG )/4096 . 00 ;
V OUT AN = (3 .00 ∗ V OUT DIG)/4096 . 00 ;
// Reverse s c a l i n g
Vgrid = ( (V GRID AN−1 .5 ) )∗20 .00/3 .00∗340 .00/10 .00 ;
I g r i d = fabs (−1.00∗( I IN AN −1.5)∗20.00/3.00∗ I s c a l e / 1 0 . 0 0 ) ;
Vout = −1.00∗(V OUT AN−1 .5 )∗20 .00/3 .00∗500 .00/10 .00 ;
// Used to f o r c e the system to operate in r e c t i f i e r mode f o r 2 Seconds
i f ( StartUpTime >= RMode)
{
GpioDataRegs .GPBSET. b i t .GPIO34 = 1 ;
Vgrid Abs = fabs ( Vgrid )/Vpeak ;
// Inner Current Loop Gain i s f i x ed at the c r o s s ove r f requency .
D Test = 1.0−(Vgrid Abs∗Vpeak )/ Vref ;
i f ( D Test >= 1) D Test = 0 . 9 99 ;
i f ( D Test <= 0 .0 ) D Test = 0 .00001 ;
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// Outer vo l tage loop c a l c u l a t i o n //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// D i g i t a l PI f o r outer vo l tage loop .
v e r r = Vref−Vout ;
v err TYPEII = COEFF1∗ v e r r+COEFF2∗ v e r r p r e v+COEFF3∗ v e r r 2p r ev+COEFF4∗v err TYPEII prev+COEFF5∗v err TYPEII 2prev ;
I i n r e f = v err TYPEII∗Vgrid Abs ;
// BEGIN CCM
// Calcu la te est imated resonant f requency o f the inner cur rent loop
D RMS = (1−0.707∗Vpeak/Vref ) ;
wr = (1−D RMS)/ sq r t (L∗C) ;
// Ca lcu la te zero f requency o f the PI compensator
wz = min(2∗wr ,w/2 . 0 ) ; / /
// Adjust cur rent loop ga ins based on the sample
// Need to mult ip ly numerator by −1 to ex t ra c t r e a l r e s u l t . Same r e s u l t i s imaginary i f 1 i s chosen
k i = sq r t ((−1.00∗(w∗w)∗ tempvar∗tempvar )/(1.00−w∗w/(wz∗wz ) ) ) ;
kp = ki /(wz ) ;
// S t a t i c t e s t i n g va lues . . . based on RMS f o r adapt ive
// k i = 0 .707∗160 ;
// kp = 0 . 0 39 ;
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
// inner cur rent loop c a l c u l a t i o n //
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗ //
i e r r = I i n r e f −I g r i d ;
// D i g i t a l PI c o n t r o l l e r d i s c r e t e time d i f f e r e n c e equation ,
i e r r P I = (2∗kp+Ts∗ k i )/2∗( i e r r ) + (Ts∗ki−2∗kp )/2∗( i e r r p r e v ) + i e r r P I p r e v ;
// i f ( i e r r P I < 0 . 0 ) i e r r P I = 0 . 0 ;
// i f ( i e r r P I > 1 . 0 ) i e r r P I = 1 . 0 ;
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duty = i e r r P I+D Test ;
duty ∗= PWM2 TIMER TBPRD;
// Limiter
i f ( duty > PWM2 TIMER TBPRD) {duty = PWM2 TIMER TBPRD;}
i f ( duty < 0 ) {duty = 0 ;}
i L pk p r ed i c t i on = I g r i d+duty/PWM2 TIMER TBPRD∗Ts∗Vgrid Abs∗Vpeak/(2∗L ) ;
d i s c h p r e d i c t i o n = iL pk p r ed i c t i on + ( Vgrid Abs∗Vpeak−Vout )/L∗(1−duty/PWM2 TIMER TBPRD)∗Ts ;
// Find s i gnedne s s o f peak and min p r ed i c t i o n s
i f ( i L pk p r ed i c t i on >= 0.06 ) iL pk s i gn = 1 ; // ADC BIAS
e l s e iL pk s i gn = −1;
i f ( d i s c h p r e d i c t i o n >= 0.06 ) d i s c h s i g n = 1 ;
e l s e d i s c h s i g n = −1;
i f ( ( iL pk s i gn == d i s c h s i g n ) | | ( abs ( iL pk s i gn ) == (1− d i s c h s i g n ) ) ) { CCM Flag =1; }
e l s e { CCM Flag = 0 ; }
// i f (CCM Flag != CCM Flag prev ) { hy s t e r e s i s c o un t e r++; }
// i f ( hy s t e r e s i s c oun t e r <2)
//{
i f ( ( iL pk s i gn == d i s c h s i g n ) | | ( abs ( iL pk s i gn ) == (1− d i s c h s i g n ) ) ) { CCM Flag = 1 ; }
e l s e { CCM Flag = 0;}
//}
// e l s e { hy s t e r e s i s c o un t e r = 0 ; CCM Flag prev = CCM Flag ; } ∗/
// Update Comparator r e g i s t e r s
// EPwm3Regs .CMPB = (PWM2 TIMER TBPRD−duty ) ;
// EPwm2Regs .CMPA. ha l f .CMPA = (PWM2 TIMER TBPRD−duty ) ;
//EPwm3Regs .CMPB = (0 .9∗PWM2 TIMER TBPRD) ;
//EPwm2Regs .CMPA. ha l f .CMPA = (0 .9∗PWM2 TIMER TBPRD) ;
EPwm3Regs .CMPB = (PWM2 TIMER TBPRD−duty ) ;
EPwm2Regs .CMPA. ha l f .CMPA = (PWM2 TIMER TBPRD−duty ) ;
GpioDataRegs .GPBCLEAR. b i t .GPIO34 = 1 ;
}
e l s e // Have not f u l l y run through startupt ime
{
EPwm3Regs .CMPB = PWM2 TIMER TBPRD−0;
EPwm2Regs .CMPA. ha l f .CMPA = PWM2 TIMER TBPRD−0;
}
}
e l s e
{
GpioDataRegs .GPASET. b i t .GPIO30 = 1 ;
// IN DCM, we only want to update the duty r a t i o on a 50 count .
duty = i e r r P I+D DCM FF;
//duty = D DCM FF;
duty ∗= PWM2 TIMER TBPRD;
// Limiter
i f ( duty > PWM2 TIMER TBPRD){ duty = PWM2 TIMER TBPRD;}
i f ( duty < 0 ){ duty = 0 ;}
// Update Comparator r e g i s t e r s
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EPwm3Regs .CMPB = (PWM2 TIMER TBPRD−duty ) ;
EPwm2Regs .CMPA. ha l f .CMPA = (PWM2 TIMER TBPRD−duty ) ;
GpioDataRegs .GPACLEAR. b i t .GPIO30 = 1 ;
}
// Pass to past va lues . . .
sample cnt = 0 ;
i e r r p r e v = i e r r ;
i e r r P I p r e v = i e r r P I ;
v e r r 2p r ev = v e r r p r e v ;
v e r r p r e v = v e r r ;
v err TYPEII 2prev = v err TYPEII prev ;
v err TYPEII prev = v err TYPEII ;
Vout prev = Vout ;
Iout prev = Iout ;
// Clear INT f l a g f o r t h i s t imer
EPwm2Regs .ETCLR. b i t . INT = 1 ;
// Acknowledge t h i s i n t e r rup t to r e c e i v e more i n t e r r up t s from group 3
PieCtr lRegs .PIEACK. a l l = PIEACK GROUP3;
}
void SPI TRANSMIT( in t message )
{
WriteToSPI = 0 ;
i n t i = 0 ;
// Write Command i s i n i t i a t e d by dr i v ing CS low
GpioDataRegs .GPACLEAR. b i t .GPIO12 = 1 ; // CS low
GpioDataRegs .GPACLEAR. b i t .GPIO15 = 1 ; // SCK low
GpioDataRegs .GPASET. b i t .GPIO26 = 1 ; // LDAC high
GpioDataRegs .GPACLEAR. b i t .GPIO24 = 1 ; // SI low
// Followed by c l o ck ing the four con igura t i on b i t s and 12 data b i t s in to the SDI pin on
// r i s i n g edges o f SCK
GpioDataRegs .GPACLEAR. b i t .GPIO24 = 1 ; // SI low − DACa
GpioDataRegs .GPASET. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPACLEAR. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPASET. b i t .GPIO24 = 1 ; // SI h i − bu f f e r ed
GpioDataRegs .GPASET. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPACLEAR. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPASET. b i t .GPIO24 = 1 ; // SI h i − 1x gain
GpioDataRegs .GPASET. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPACLEAR. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPASET. b i t .GPIO24 = 1 ; // SI h i − 1x gain
GpioDataRegs .GPASET. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPACLEAR. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
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f o r ( i = 11 ; i >= 0; i−−)
{
i f ( ( message & (0 x01<<i ) ) ){ GpioDataRegs .GPASET. b i t .GPIO24 = 1 ; // SI h i
GpioDataRegs .GPASET. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPACLEAR. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
} e l s e { GpioDataRegs .GPACLEAR. b i t .GPIO24 = 1 ; // SI l o
GpioDataRegs .GPASET. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
GpioDataRegs .GPACLEAR. b i t .GPIO15 = 1 ; // SCK c lock
DELAY US( 1 ) ;
}
}
GpioDataRegs .GPASET. b i t .GPIO12 = 1 ; // CS high
DELAY US( 1 ) ;
GpioDataRegs .GPACLEAR. b i t .GPIO26 = 1 ; // LDAC low
DELAY US( 1 ) ;
GpioDataRegs .GPASET. b i t .GPIO26 = 1 ; // LDAC low
}
void SPI CONFIG( void )
{
EALLOW;
GpioCtrlRegs .GPADIR. b i t .GPIO12 = 1 ; // CS .
GpioCtrlRegs .GPADIR. b i t .GPIO15 = 1 ; // SCK
GpioCtrlRegs .GPADIR. b i t .GPIO24 = 1 ; // SI
GpioCtrlRegs .GPADIR. b i t .GPIO26 = 1 ; // LDAC
EDIS ;
GpioDataRegs .GPASET. b i t .GPIO12 = 1 ; // CS high
GpioDataRegs .GPASET. b i t .GPIO26 = 1 ; // LDAC hi
}
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